

Bilgisayar Mimarisi Projesi

Davud Kalayal 1030510042


Bu projede ALU parçasını yapabildim test benchden instruction ve operandları göndererek istenilen sonuç alınmaktadır. Opcodu gelen instructionın soldan 3 biti yaptım instruction(3:0). Opcodu kullanarak programım farklı aritmetik işlemler gerçekleştirmektedir (add,sub,and,or) ve bu işlemin sonucunu alu_resulta yüklemektedir son olarak tüm işlem bittikten sonra output olarak result vermektedir. Ancak bu işlemin opcode ve operand geldikten 1 nabız sonra gerçekleşmektedir bu problemi ne yazıkki çözemedim.





Bu fotoğrafda görüldüğü üzere tasarlamış olduğum alu verilen operandlar ve instructionlara göre sonuç vermektedir ve sonuçlar bir posedge (nabız) gecikmesine rağmen doğrudur.

Utilization Design Information:



```
44
45 1.1 Summary of Registers by Type
46 -----
47
48 +-----+
49 | Total | Clock Enable | Synchronous | Asynchronous |
50 +-----+
51 | 0
                      - 1
52 | 0
                      - |
                             Set |
53 | 0
                      - 1
                            Reset
54 | 0
                    Set |
                              - 1
              _ 1
55 | 0
     Reset
                              - |
                    - 1
56 | 0
            Yes
57 | 0
     - 1
            Yes |
                      - 1
                             Set |
58 | 0
     Yes
                      - |
                            Reset |
59 | 0
            Yes |
     Set |
                              - 1
            Yes | Reset |
60 | 36 |
61 +-----+
63
```

```
63
642. Memory
65 -----
66
67 +-----
    Site Type | Used | Fixed | Available | Util% |
69 +-----
70 | Block RAM Tile | 0 | 0 |
                       135 | 0.00 |
71 | RAMB36/FIFO* |
             0 1
                  0 1
                        135 | 0.00 |
             0 |
                  0 |
72 | RAMB18 |
                        270 | 0.00 |
73 +-----
74 * Note: Each Block RAM Tile only has one FIFO logic available and ther
75
76
77 3. DSP
78 -----
79
80 +-----
81 | Site Type | Used | Fixed | Available | Util% |
82 +-----
        | 0 | 0 | 240 | 0.00 |
84 +-----
85
```

8.	4. IO and GT Specific									
	3									
89										
	,) +			ı						ı
	Site Type									
	2 +									
	B Bonded IOB		54				210			
	Bonded IPADs	ı	0	ı	0				0.00	
95	FHY_CONTROL	I	0	I	0	ı	6		0.00	I
96	PHASER_REF	I	0	I	0	I	6	ı	0.00	I
91	OUT_FIFO	I	0	I	0	I	24		0.00	I
98	IN_FIFO	I	0	I	0	I	24	ı	0.00	I
99	IDELAYCTRL	I	0	I	0	I	6	ı	0.00	I
100	IBUFDS	I	0	Ī	0	I	202	ı	0.00	ı
10	PHASER_OUT/PHASER_OUT_PHY	I	0	Ī	0	I	24	ı	0.00	ı
102	PHASER_IN/PHASER_IN_PHY	I	0	Ī	0	I	24		0.00	ı
103	IDELAYE2/IDELAYE2_FINEDELAY	I	0	Ī	0	ı	300		0.00	ı
	IBUFDS_GTE2	I		Ī	0	Ī	4		0.00	ī
	I ILOGIC	ı	0	Ī	0	Ī	210		0.00	ī
106	OLOGIC	I	0	ı	0	ı	210		0.00	Ī
10	1 +	+-		+-		+		+-		+
108										

1105. Clocking				
111				
112				
113 +	+	+	+	+
114 Site Type	Used	Fixed	Available	Util%
115 +	+	+	+	+
116 BUFGCTRL	1	0	32	3.13
117 BUFIO	0	0	24	0.00
118 MMCME2_ADV	0 [0	6	0.00
119 PLLE2_ADV	0 [0	6	0.00
120 BUFMRCE	0 [0	12	0.00
121 BUFHCE	0 [0	96	0.00
122 BUFR	0 [0	24	0.00
123 +	+	+	+	+
124				
125				
126 6. Specific Fe	ature			
127				
128				
129 +	+	+	+	+
130 Site Type	Used	Fixed	Available	Util%
131 +	+	+	+	+
132 BSCANE2	0 1	1 0	4	0.00
133 CAPTUREE2	0	1 0	1	0.00
134 DNA_PORT	0	1 0	1	0.00
135 EFUSE_USR	0	1 0	1	0.00
136 FRAME_ECCE2	1 0	1 0	1	
137 ICAPE2				0.00
138 PCIE_2_1	1 0	1 0	1 2	0.00 0.00
		I 0		
139 STARTUPE2	1 0		1	0.00
139 STARTUPE2 140 XADC	1 0	i 0	1 1	0.00 0.00 0.00
	I 0	I 0	1 1	0.00

```
1447. Primitives
145 -----
146
147 +-----+
148 | Ref Name | Used | Functional Category |
149 +-----+
Flop & Latch |
                       LUT |
                        IO |
                       LUT |
                   CarryLogic |
                      LUT |
                      Clock |
158 +-----+
159
160
161 8. Black Boxes
162 -----
163
164 +----+
165 | Ref Name | Used |
166 +----+
167
168
169 9. Instantiated Netlists
170 -----
171
172 +----+
173 | Ref Name | Used |
174 +----+
175
```