{"payload":{"header_redesign_enabled":false,"results":[{"id":"221671063","archived":false,"color":"#c22d40","followers":3,"has_funding_file":false,"hl_name":"Martoni/fpgamacro","hl_trunc_description":"A Chisel3 package to describe verilog FPGA template and macro for hardened FPGA modules","language":"Scala","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":221671063,"name":"fpgamacro","owner_id":789580,"owner_login":"Martoni","updated_at":"2024-03-07T21:13:09.654Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMartoni%252Ffpgamacro%2B%2Blanguage%253AScala","metadata":null,"csrf_tokens":{"/Martoni/fpgamacro/star":{"post":"0IEYZrBJU4YYqbc1EQKmde1RwhsOCwh7aqieMhOeUE74jXjQxrFmPk2fTAe9hxEBWH1k5lUkHoZWKVRKXuyy3w"},"/Martoni/fpgamacro/unstar":{"post":"rw-RyUPJgxhJWitni4xduKdtTqSri60ONV9yJZHQ3qyjNzaZCQejlQ4QS9453SQIaCR1y3HUnBFlA3sFPwFr2A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FOJ-OswsiTsw_D0E-VZqZ9O1oxNi0qZj59emv0FJqINpQ-tTO7qyeBzlZcZYRiD2tqMQYNtPfalFOnF0ZqiALw"}}},"title":"Repository search results"}