Problemas de Precisión

- No todos los números pueden ser representados de **forma exacta** en punto flotante

```
Por ejemplo: El número 1,1 no puede ser representado en Float de forma exacta, siendo el más aproximado: 1,100000023841858
```

- Las operaciones en enteros no necesariamente generan resultados que caben en un entero del mismo tamaño

Por ejemplo: La operación en bytes $0xFE \cdot 0x10$ da como resultado 0x0FE0, no entra en un byte

- Incluso es muy simple perder precisión si nuestros datos temporales son enteros

Por ejemplo: Si hacemos la operación (0xFE + 0x11)/0x02 en enteros, el resultado es 0x87, siendo el correcto 0x87, 8

Problemas de Precisión

Moraleja,

- Antes de hacer cualquier cálculo, **analizar** detalladamente los pasos a realizar
- Entender cuándo se **pierde precisión** y decidir qué hacer al respecto
- Las operaciones en enteros son **exactas** en enteros
- Las operaciones en punto flotante son siempre aproximadas
- Las operaciones de conversión son muy costosas
- Los registros tienen un tipo de datos oculto al programador, usar instrucciones en enteros en punto flotante o a la inversa, implica una **penalidad**
- El **costo** de las operaciones depende de cada una, ya sea en punto flotante o enteros

Las instrucciones de *Shuffle* permiten **reordenar** datos en registros. Sus parámetros serán el **registro a reordenar** y una **máscara** que indicará cómo hacerlo.


- PSHUFB Shuffle Packed Bytes
- PSHUFHW Shuffles high 16bit values
- PSHUFLW Shuffles low 16bit values
- PSHUFD Shuffle Packed Doublewords
- SHUFPS Shuffle Packed Single FP Values
- SHUFPD Shuffle Packed Double FP Values

PSHUFB — Packed Shuffle Bytes

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
0F 38 00 /r ¹	RM	V/V	SSSE3	Shuffle bytes in <i>mm1</i> according to contents of
PSHUFB mm1, mm2/m64				mm2/m64.
66 OF 38 00 /r	RM	V/V	SSSE3	Shuffle bytes in xmm1 according to contents
PSHUFB xmm1, xmm2/m128				of xmm2/m128.
VEX.NDS.128.66.0F38.WIG 00 /r	RVM	V/V	AVX	Shuffle bytes in xmm2 according to contents
VPSHUFB xmm1, xmm2, xmm3/m128				of xmm3/m128.
VEX.NDS.256.66.0F38.WIG 00 /r	RVM	V/V	AVX2	Shuffle bytes in ymm2 according to contents
VPSHUFB ymm1, ymm2, ymm3/m256				of <i>ymm3/m256</i> .

PSHUFB (with 128 bit operands)

Ejemplo-PSHUFB dst, src



src xmm/mm 0F0F0C0D0B050B040B03800280018000



PSHUFLW—Shuffle Packed Low Words

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F2 0F 70 /r ib PSHUFLW xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.128.F2.0F.WIG 70 /r ib VPSHUFLW <i>xmm1, xmm2/m128, imm8</i>	RMI	V/V	AVX	Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.256.F2.0F.WIG 70 /r ib VPSHUFLW <i>ymm1, ymm2/m256, imm8</i>	RMI	V/V	AVX2	Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.

PSHUFLW (128-bit Legacy SSE version)

DEST[15:0] \leftarrow (SRC >> (imm[1:0] *16))[15:0]

DEST[31:16] \leftarrow (SRC >> (imm[3:2] * 16))[15:0]


DEST[47:32] \leftarrow (SRC >> (imm[5:4] * 16))[15:0]

DEST[63:48] \leftarrow (SRC >> (imm[7:6] * 16))[15:0]

DEST[127:64] \leftarrow SRC[127:64]

DEST[VLMAX-1:128] (Unmodified)

Ejemplo-PSHUFLW dst, src , imm8



PSHUFHW—Shuffle Packed High Words

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 70 /r ib PSHUFHW xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.128.F3.0F.WIG 70 /r ib VPSHUFHW xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.256.F3.0F.WIG 70 /r ib VPSHUFHW <i>ymm1, ymm2/m256, imm8</i>	RMI	V/V	AVX2	Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.

PSHUFHW (128-bit Legacy SSE version)

 $\mathsf{DEST}[63:0] \leftarrow \mathsf{SRC}[63:0]$

DEST[79:64] \leftarrow (SRC >> (imm[1:0] *16))[79:64]

DEST[95:80] \leftarrow (SRC >> (imm[3:2] * 16))[79:64]

DEST[111:96] \leftarrow (SRC >> (imm[5:4] * 16))[79:64]

DEST[127:112] \leftarrow (SRC >> (imm[7:6] * 16))[79:64]

DEST[VLMAX-1:128] (Unmodified)


PSHUFD—Shuffle Packed Doublewords

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 70 /rib PSHUFD xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle the doublewords in <i>xmm2/m128</i> based on the encoding in <i>imm8</i> and store the result in <i>xmm1</i> .
VEX.128.66.0F.WIG 70 /r ib VPSHUFD <i>xmm1, xmm2/m128, imm8</i>	RMI	V/V	AVX	Shuffle the doublewords in <i>xmm2/m128</i> based on the encoding in <i>imm8</i> and store the result in <i>xmm1</i> .
VEX.256.66.0F.WIG 70 /r ib VPSHUFD <i>ymm1, ymm2/m256, imm8</i>	RMI	V/V	AVX2	Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1.

PSHUFD (128-bit Legacy SSE version)

DEST[31:0] \leftarrow (SRC >> (ORDER[1:0] * 32))[31:0]; DEST[63:32] \leftarrow (SRC >> (ORDER[3:2] * 32))[31:0]; DEST[95:64] \leftarrow (SRC >> (ORDER[5:4] * 32))[31:0]; DEST[127:96] \leftarrow (SRC >> (ORDER[7:6] * 32))[31:0]; DEST[VLMAX-1:128] (Unmodified)

Ejemplo-PSHUFD dst, src , imm8



SHUFPS—Shuffle Packed Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C6 /rib SHUFPS xmm1, xmm2/m128, imm8	RMI	V/V	SSE	Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1.
VEX.NDS.128.0F.WIG C6 /r ib VSHUFPS xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Shuffle Packed single-precision floating-point values selected by <i>imm8</i> from <i>xmm2</i> and <i>xmm3/mem</i> .
VEX.NDS.256.0F.WIG C6 /r ib VSHUFPS ymm1, ymm2, ymm3/m256, imm8	RVMI	V/V	AVX	Shuffle Packed single-precision floating-point values selected by <i>imm8</i> from <i>ymm2</i> and <i>ymm3/mem</i> .

SHUFPS (128-bit Legacy SSE version)

DEST[31:0] ← Selecta(SRC+[127:0], imm8[1:0]); DEST[63:32] ← Select4(SRC+[127:0], imm8[3:2]); DEST[95:64] ← Select4(SRC+[127:0], imm8[5:4]); DEST[127:96] ← Select4(SRC+[127:0], imm8[7:6]); DEST[VLMAX-1:128] (Unmodified)





Figure 4-22. SHUFPS Shuffle Operation

Ejemplo-SHUFPS dst, src , imm8



SHUFPD—Shuffle Packed Double-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF C6 /rib SHUFPD xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle packed double-precision floating-point values selected by <i>imm8</i> from <i>xmm1</i> and <i>xmm2/m128</i> to <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG C6 /r ib VSHUFPD xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Shuffle Packed double-precision floating- point values selected by <i>imm8</i> from <i>xmm2</i> and <i>xmm3/mem</i> .
VEX.NDS.256.66.0F.WIG C6 /r ib VSHUFPD ymm1, ymm2, ymm3/m256, imm8	RVMI	V/V	AVX	Shuffle Packed double-precision floating- point values selected by <i>imm8</i> from <i>ymm2</i> and <i>ymm3/mem</i> .

SHUFPD (128-bit Legacy SSE version)

IF IMM0[0] = 0 DEST

THEN DEST[63:0] ← SRC+[63:0]

ELSE DEST[63:0] ← SRC+[127:64] FI;

IF IMM0[1] = 0

THEN DEST[127:64] ← SRC-[63:0]

ELSE DEST[127:64] ← SRC-[127:64] FI;

DEST[VLMAX-1:128] (Unmodified)





Figure 4-21. SHUFPD Shuffle Operation


Ejemplo-SHUFPD dst, src , imm8




Las instrucciones de *Insert* y *Extract*, permiten como su nombre lo indica, **insertar** y **extraer** valores dentro de un registro.

- INSERTPS Insert Packed Single FP Value
- EXTRACTPS Extract Packed Single FP Value
- PINSRB Insert Byte
- PINSRW Insert Word
- PINSRD Insert Dword
- PINSRQ Insert Oword
- PEXTRB Extract Byte
- PEXTRW Extract Word
- PEXTRD Extract Dword
- PEXTRQ Extract Qword

Ejemplo-INSERTPS dst, src , imm8



Ejemplo-INSERTPS dst, src , imm8




${\color{red} {\sf EXTRACTPS-Extract\ Packed\ Single\ Precision\ Floating-Point\ Value}}$

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 3A 17 /r ib EXTRACTPS reg/m32, xmm2, imm8	MRI	V/V	SSE4_1	Extract a single-precision floating-point value from xmm2 at the source offset specified by imm8 and store the result to reg or m32. The upper 32 bits of r64 is zeroed if reg is r64.
VEX.128.66.0F3A.WIG 17 /r ib VEXTRACTPS r/m32, xmm1, imm8	MRI	V/V	AVX	Extract one single-precision floating-point value from xmm1 at the offset specified by imm8 and store the result in reg or m32. Zero extend the results in 64-bit register if applicable.

EXTRACTPS (128-bit Legacy SSE version)

$$\begin{split} & \text{SRC_OFFSET} \leftarrow \text{IMM8[1:0]} \\ & \text{IF (64-Bit Mode and DEST is register)} \\ & \text{DEST[31:0]} \leftarrow (\text{SRC[127:0]} \Rightarrow (\text{SRC_OFFET*32})) \text{ AND OFFFFFFFh} \\ & \text{DEST[63:32]} \leftarrow 0 \\ & \text{ELSE} \\ & \text{DEST[31:0]} \leftarrow (\text{SRC[127:0]} \Rightarrow (\text{SRC_OFFET*32})) \text{ AND OFFFFFFFh} \\ & \text{FI} \end{split}$$

Ejemplo-EXTRACTPS dst, src , imm8



PINSRB/PINSRD/PINSRQ — Insert Byte/Dword/Qword Opcode/ Op/ 64/32 bit CPUID

Opcode/ Instruction	Op/ En	Mod	32 bit de port
66 OF 3A 20 /r ib PINSRB xmm1, r32/m8, imm8	RMI	V/V	•
66 OF 3A 22 /r ib PINSRD xmm1, r/m32, imm8	RMI	V/V	,
66 REX.W OF 3A 22 /r ib PINSRQ <i>xmm1, r/m64, imm8</i>	RMI	V/N	l. E.
VEX.NDS.128.66.0F3A.W0 20 /r ib VPINSRB <i>xmm1, xmm2, r32/m8, imm8</i>	RVMI		CASE F
VEX.NDS.128.66.0F3A.W0 22 /r ib VPINSRD <i>xmm1</i> , <i>xmm2</i> , <i>r/m32</i> , <i>imm8</i>	RVMI		F
VEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ <i>xmm1</i> , <i>xmm2</i> , <i>r/m64</i> , <i>imm8</i>	RVMI		F

the xmm1 at the destination element specified by imm8.

Insert a qword integer value from r/m64 into the xmm1 at the destination element specified by imm8.

CASE OF

Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1

Insert a dword integer value from r/m32 into

Description

specified by imm8.

Feature

SSE4 1

SSE4 1

Flag

```
PINSRB: SEL \leftarrow COUNT[3:0];

MASK \leftarrow (0FFH << (SEL * 8));

TEMP \leftarrow (((SRC[7:0] << (SEL *8)) AND MASK);

PINSRD: SEL \leftarrow COUNT[1:0];

MASK \leftarrow (0FFFFFFFFFH << (SEL * 32));

TEMP \leftarrow (((SRC << (SEL *32)) AND MASK) ;

PINSRQ: SEL \leftarrow COUNT[0]

MASK \leftarrow (0FFFFFFFFFFFFFFFFFH << (SEL * 64));

TEMP \leftarrow (((SRC << (SEL *32)) AND MASK) ;

ESAC;

DEST \leftarrow ((DEST AND NOT MASK) OR TEMP);
```

PINSRW-Insert Word

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C4 /rib ¹ PINSRW <i>mm, r32/m16, imm8</i>	RMI	V/V	SSE	Insert the low word from r32 or from m16 into mm at the word position specified by imm8.
66 OF C4 / r ib PINSRW <i>xmm, r32/m16, imm8</i>	RMI	V/V	SSE2	Move the low word of $r32$ or from $m16$ into xmm at the word position specified by $imm8$.
VEX.NDS.128.66.0F.W0 C4 /r ib VPINSRW <i>xmm1</i> , <i>xmm2</i> , r32/m16, imm8	RVMI	V ² /V	AVX	Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.

PINSRW (with 128-bit source operand)

SEL \leftarrow COUNT AND 7H;

CASE (Determine word position) OF

SEL \leftarrow 0: SEL \leftarrow 1: SEL ← 2: SEL ← 3: SEL \leftarrow 4: SEL ← 5: SEL ← 6: SEL \leftarrow 7: DEST ← (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK);

PEXTRB/PEXTRD/PEXTRQ — Extract Byte/Dword/Qword Opcode/ Opcode

Opcode/ Instruction	Op/ En	64/32 bit Mode Support
66 OF 3A 14 /r ib PEXTRB <i>reg/m8, xmm2, imm8</i>	MRI	V/V
66 OF 3A 16 /r ib PEXTRD <i>r/m32, xmm2, imm8</i>	MRI	CAS(
66 REX.W 0F 3A 16 /r ib PEXTRQ <i>r/m64, xmm2, imm8</i>	MRI	
VEX.128.66.0F3A.W0 14 /r ib VPEXTRB <i>reg/m8, xmm2, imm8</i>	MRI	
VEX.128.66.0F3A.W0 16 /r ib VPEXTRD <i>r32/m32, xmm2, imm8</i>	MRI	
VEX.128.66.0F3A.W1 16 /r ib VPEXTRQ r64/m64, xmm2, imm8	MRI	F
		_ P

CASE of PEXTRB: SEL ← COUNT[3:0]; TEMP ← (Src >> SEL*8) AND FFH; IF (DEST = Mem8) THEN Mem8 ← TEMP[7:0]: ELSE IF (64-Bit Mode and 64-bit register selected) THEN R64[7:0] ← TEMP[7:0]; r64[63:8] ← ZERO_FILL; }; **ELSE** R32[7:0] \leftarrow TEMP[7:0]; r32[31:8] ← ZERO_FILL; }; FI: PEXTRD:SEL ← COUNT[1:0]: TEMP ← (Src >> SEL*32) AND FFFF_FFFFH; DEST ← TEMP: PEXTRO: SEL ← COUNT[0]: TEMP \leftarrow (Src >> SEL*64): DEST ← TEMP:

Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into req

Description

Feature

Flag SSE4 1

FASC:

PEXTRW—Extract Word

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C5 /rib ¹ PEXTRW reg, mm, imm8	RMI	V/V	SSE	Extract the word specified by <i>imm8</i> from <i>mm</i> and move it to <i>reg</i> , bits 15-0. The upper bits of r32 or r64 is zeroed.
66 OF C5 /r ib PEXTRW reg, xmm, imm8	RMI	V/V	SSE2	Extract the word specified by <i>imm8</i> from <i>xmm</i> and move it to <i>reg</i> , bits 15-0. The upper bits of r32 or r64 is zeroed.

```
IF (DEST = Mem16)
THEN
   SEL ← COUNT[2:0];
                                                                              ELSE
   TEMP ← (Src >> SEL*16) AND FFFFH:
                                                                                   FOR (PEXTRW instruction with 64-bit source operand)
                                                                                        SEL \leftarrow COUNT[1:0]:
   Mem16 \leftarrow TEMP[15:0];
                                                                                        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH:
ELSE IF (64-Bit Mode and destination is a general-purpose register)
                                                                                        r32[15:0] ← TEMP[15:0]:
   THEN
        FOR (PEXTRW instruction with 64-bit source operand)
                                                                                        r32[31:16] ← ZERO FILL: }:
                                                                                   FOR (PEXTRW instruction with 128-bit source operand)
          { SEL ← COUNT[1:0]:
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH:
                                                                                     { SEL ← COUNT[2:0]:
             r64[15:0] ← TEMP[15:0]:
                                                                                        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
             r64[63:16] ← ZERO_FILL; }:
                                                                                        r32[15:0] \leftarrow TEMP[15:0];
        FOR (PEXTRW instruction with 128-bit source operand)
                                                                                        r32[31:16] \leftarrow ZERO\_FILL; };
                                                                              FI:
          \{ SEL \leftarrow COUNT[2:0]; \}
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH:
                                                                          FI:
             r64[15:0] \leftarrow TEMP[15:0]:
             r64[63:16] ← ZERO FILL: }
```

Blend

Las instrucciones de *Blend* permiten **mezclar** registros dependiendo del valor de sus datos. Usando tanto inmediatos como otros registros.

- BLENDPS Blend Packed Single FP Values
- BLENDPD Blend Packed Double FP Values
- BLENDVPS Variable Blend Packed Single FP Values
- BLENDVPD Variable Blend Packed Double FP Values
- PBLENDW Blend Packed Words
- PBLENDVB Variable Blend Packed Bytes

Blend

BLENDPS — Blend Packed Single Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 3A OC /r ib BLENDPS xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_1	Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.

RI ENDED — Riend Packed Double Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 3A OD /r ib BLENDPD <i>xmm1, xmm2/m128, imm8</i>	RMI	V/V	SSE4_1	Select packed DP-FP values from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.


BLENDPS

```
IF (IMM8[0] = 0) THEN DEST[31:0] \leftarrow DEST[31:0]
        ELSE DEST [31:0] ← SRC[31:0] FI
IF (IMM8[1] = 0) THEN DEST[63:32] \leftarrow DEST[63:32]
        ELSE DEST [63:32] ← SRC[63:32] FI
IF (IMM8[2] = 0) THEN DEST[95:64] ← DEST[95:64]
        ELSE DEST [95:64] ← SRC[95:64] FI
IF (IMM8[3] = 0) THEN DEST[127:96] \leftarrow DEST[127:96]
        ELSE DEST [127:96] ← SRC[127:96] FI
DESTIVLMAX-1:1281 (Unmodified)
```

BLENDPD

IF (IMM8[0] = 0)THEN DEST[63:0] \leftarrow DEST[63:0] ELSE DEST [63:0] \leftarrow SRC[63:0] FI IF (IMM8[1] = 0) THEN DEST[127:64] ← DEST[127:64] ELSE DEST [127:64] ← SRC[127:64] FI DEST[VLMAX-1:128] (Unmodified)

Ejemplo-BLENDPS dst, src , imm8



Blend

BLENDVPS — Variable Blend Packed Single Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 38 14 /r BLENDVPS <i>xmm1</i> , <i>xmm2/m128</i> , < <i>XMM0</i> >	RM0	V/V	SSE4_1	Select packed single precision floating-point values from xmm1 and xmm2/m128 from mask specified in XMM0 and store the values into xmm1.

BLENDVPD — Variable Blend Packed Double Precision Floating-Point Values


Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 38 15 /r BLENDVPD <i>xmm1, xmm2/m128 , <xmmo></xmmo></i>	RM0	V/V	SSE4_1	Select packed DP FP values from xmm1 and xmm2 from mask specified in XMM0 and store the values in xmm1.

BLENDVPS BLENDVPS (128-bit Legacy SSE version) MASK ← XMMO IF (MASK[31] = 0) THEN DEST[31:0] \leftarrow DEST[31:0] ELSE DEST [31:0] ← SRC[31:0] FI IF (MASK[63] = 0) THEN DEST[63:32] \leftarrow DEST[63:32] ELSE DEST [63:32] ← SRC[63:32] FI IF (MASK[95] = 0) THEN DEST[95:64] \leftarrow DEST[95:64] ELSE DEST [95:64] ← SRC[95:64] FI IF (MASK[127] = 0) THEN DEST[127:96] \leftarrow DEST[127:96] ELSE DEST [127:96] ← SRC[127:96] FI DEST[VLMAX-1:128] (Unmodified)

BLENDVPD

BLENDVPD (128-bit Legacy SSE version) MASK ← XMMO IF (MASK[63] = 0) THEN DEST[63:0] \leftarrow DEST[63:0] ELSE DEST [63:0] \leftarrow SRC[63:0] FI IF (MASK[127] = 0) THEN DEST[127:64] \leftarrow DEST[127:64] ELSE DEST [127:64] ← SRC[127:64] FI DEST[VLMAX-1:128] (Unmodified)

Ejemplo-BLENDVPS dst, src , imm8



Blend

PBLENDW — Blend Packed Words

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A OE /r ib PBLENDW xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_1	Select words from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.

Operation

PBLENDW (128-bit Legacy SSE version)

IF (imm8[0] = 1) THEN DEST[15:0] \leftarrow SRC[15:0] ELSE DEST[15:0] \leftarrow DEST[15:0]

IF (imm8[1] = 1) THEN DEST[31:16] \leftarrow SRC[31:16]

ELSE DEST[31:16] \leftarrow DEST[31:16]

IF (imm8[2] = 1) THEN DEST[47:32] \leftarrow SRC[47:32]

ELSE DEST[47:32] ← DEST[47:32]

IF (imm8[3] = 1) THEN DEST[63:48] \leftarrow SRC[63:48] ELSE DEST[63:48] \leftarrow DEST[63:48]

IF (imm8[4] = 1) THEN DEST[79:64] ← SRC[79:64]

ELSE DEST[79:64] \leftarrow DEST[79:64] IF (imm8[5] = 1) THEN DEST[95:80] \leftarrow SRC[95:80]


ELSE DEST[95:80] ← DEST[95:80]

IF (imm8[6] = 1) THEN DEST[111:96] \leftarrow SRC[111:96]

ELSE DEST[111:96] ← DEST[111:96]

IF (imm8[7] = 1) THEN DEST[127:112] \leftarrow SRC[127:112]

Ejemplo-PBLENDW dst, src , imm8



Blend

PBLENDVB — Variable Blend Packed Bytes

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 10 /r PBLENDVB xmm1, xmm2/m128, <xmmo></xmmo>	RM	V/V	SSE4_1	Select byte values from xmm1 and xmm2/m128 from mask specified in the high bit of each byte in XMMO and store the values into xmm1.

Operation


```
PBLENDVB (128-bit Legacy SSE version)
MASK ← XMMO
IF (MASK[7] = 1) THEN DEST[7:0] \leftarrow SRC[7:0]:
ELSE DEST[7:0] \leftarrow DEST[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] \leftarrow SRC[15:8]:
ELSE DEST[15:8] \leftarrow DEST[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] ← SRC[23:16]
ELSE DEST[23:16] ← DEST[23:16]:
IF (MASK[31] = 1) THEN DEST[31:24] \leftarrow SRC[31:24]
ELSE DEST[31:24] ← DEST[31:24]:
IF (MASK[39] = 1) THEN DEST[39:32] ← SRC[39:32]
ELSE DEST[39:32] ← DEST[39:32]:
IF (MASK[47] = 1) THEN DEST[47:40] \leftarrow SRC[47:40]
ELSE DEST[47:40] \leftarrow DEST[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] ← SRC[55:48]
ELSE DEST[55:48] ← DEST[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] ← SRC[63:56]
```

ELSE DEST[63:56] ← DEST[63:56]:

```
IF (MASK[71] = 1) THEN DEST[71:64] \leftarrow SRC[71:64]
ELSE DEST[71:64] ← DEST[71:64]:
IF (MASK[79] = 1) THEN DEST[79:72] ← SRC[79:72]
ELSE DEST[79:72] \leftarrow DEST[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] ← SRC[87:80]
ELSE DEST[87:80] ← DEST[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] ← SRC[95:88]
ELSE DEST[95:88] \leftarrow DEST[95:88];
IF (MASK[103] = 1) THEN DEST[103:96] \leftarrow SRC[103:96]
ELSE DEST[103:96] ← DEST[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] ← SRC[111:104]
ELSE DEST[111:104] ← DEST[111:104]:
IF (MASK[119] = 1) THEN DEST[119:112] ← SRC[119:112]
ELSE DEST[119:112] ← DEST[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] \leftarrow SRC[127:120]
ELSE DEST[127:1201 ← DEST[127:1201)
```

DEST[VLMAX-1:128] (Unmodified)

Ejemplo-PBLENDVB dst, src



Conversiones

Las instrucciones de conversión son de la forma: CVTxx2yy

Donde xx e yy pueden valer:

```
ps - Packed Single FP | pd - Packed Double FP | pi - Packed Integer
ss - Scalar Single FP | sd - Scalar Double FP | si - Scalar Integer
dq - Packed Dword
```

Instrucciones solo de punto flotante

- CVTSD2SS Scalar Double FP to Scalar Single FP (1X) → CVTSD2SS xmm1, xmm2/m64
- CVTSS2SD Scalar Single FP to Scalar Double FP (1X) \rightarrow CVTSS2SD xmm1, xmm2/m32
- CVTPD2PS Packed Double FP to Packed Single FP (2X) → CVTPD2PS xmm1, xmm2/m128
- CVTPS2PD Packed Single FP to Packed Double FP (2X) → CVTPS2PD xmm1, xmm2/m64

Conversiones

Instrucciones entre enteros y punto flotante

- CVTSI2SS Dword Integer to Scalar Single FP \rightarrow CVTSI2SS xmm, r/m32
- CVTSS2SI Scalar Single FP to Dword Integer \rightarrow CVTSS2SI r32, xmm/m32
- CVTSI2SD Dword Integer to Scalar Double FP → CVTSI2SD xmm, r/m64
- CVTSD2SI Scalar Double FP to Dword Integer → CVTSD2SI r64, xmm/m64
- CVTDQ2PS Packed Dword Integers to Packed Single FP (4X) \rightarrow CVTDQ2PS xmm1, xmm2/m128
- CVTPS2DQ Packed Single FP to Packed Dword Integers (4X) \rightarrow CVTPS2DQ xmm1, xmm2/m128
- CVTDQ2PD Packed Dword Integers to Packed Double FP (2X) → CVTDQ2PD xmm1, xmm2/m64
- CVTPD2DQ Packed Double FP to Packed Dword Integers (2X) → CVTPD2DQ xmm1, xmm2/m128

Conversiones

Instrucciones de redondeo

- ROUNDSS Round Scalar Single FP to Integer → ROUNDSS xmm1, xmm2/m32, imm8
- ROUNDSD Round Scalar Double FP to Integer → ROUNDSD xmm1, xmm2/m64, imm8
- ROUNDPS Round Packed Single FP to Integer (4X) → ROUNDPS xmm1, xmm2/m128, imm8
- ROUNDPD Round Packed Double FP to Integer (2X) → ROUNDPD xmm1, xmm2/m128, imm8

El parámetro inmediato indica el tipo de redondeo.

Instrucciones de truncado

- CVTTSS2SI Truncation Scalar Single FP to Dword Integer (1X) → CVTTSS2SI r32, xmm/m32
- CVTTSD2SI Truncation Scalar Double FP to Signed Integer (1X) \rightarrow CVTTSD2SI r32, xmm/m64
- CVTTPS2DQ Truncation Packed Single FP to Packed Dword Int. (4X) → CVTTPS2DQ xmm1, xmm2/m128