{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":81912451,"defaultBranch":"master","name":"mv-ddr-marvell","ownerLogin":"MarvellEmbeddedProcessors","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2017-02-14T06:22:25.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/12185715?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1609661632.0","currentOid":""},"activityList":{"items":[{"before":"622677674cf34ef8fdf75b0c580d27efc8628ae8","after":"4a3dc0909b64fac119d4ffa77840267b540b17ba","ref":"refs/heads/master","pushedAt":"2024-05-24T06:19:21.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"eladnachman","name":null,"path":"/eladnachman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/87485227?s=80&v=4"},"commit":{"message":"Merge pull request #42 from baruchsiach/fix-gcc-12\n\nAllow access to low addresses with gcc 12","shortMessageHtmlLink":"Merge pull request #42 from baruchsiach/fix-gcc-12"}},{"before":"bfcf62051be835f725005bb5137928f7c27b792e","after":"622677674cf34ef8fdf75b0c580d27efc8628ae8","ref":"refs/heads/master","pushedAt":"2024-05-24T06:19:02.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"eladnachman","name":null,"path":"/eladnachman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/87485227?s=80&v=4"},"commit":{"message":"Merge pull request #44 from bschnei/ddr4-1cs-fix\n\na3700: change Channel 0 PHY Control 2 value for DDR4 1CS","shortMessageHtmlLink":"Merge pull request #44 from bschnei/ddr4-1cs-fix"}},{"before":"cc0c630400148f5e2cc597338ec78359335bb26c","after":"bfcf62051be835f725005bb5137928f7c27b792e","ref":"refs/heads/master","pushedAt":"2023-08-28T14:44:01.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"jiam-marvell","name":"JIA Ma","path":"/jiam-marvell","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17726587?s=80&v=4"},"commit":{"message":"Merge pull request #40 from pali/master\n\na38x: Remove unused file seq_exec.h","shortMessageHtmlLink":"Merge pull request #40 from pali/master"}},{"before":"541616bc5d25a0167c9901546255c55973e2c0f0","after":"cc0c630400148f5e2cc597338ec78359335bb26c","ref":"refs/heads/master","pushedAt":"2023-08-28T14:40:43.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"jiam-marvell","name":"JIA Ma","path":"/jiam-marvell","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/17726587?s=80&v=4"},"commit":{"message":"Merge pull request #41 from mibodhi/master\n\nPerform DDR training sequence again for 2nd boot","shortMessageHtmlLink":"Merge pull request #41 from mibodhi/master"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEUrcu8QA","startCursor":null,"endCursor":null}},"title":"Activity ยท MarvellEmbeddedProcessors/mv-ddr-marvell"}