

ASYNC FIFO USING CDC PROJECT

USING VERILOG

Marwan Khaled Mohamed

Contents

1	Design Architecture Overview	4
2	Detailed Architecture for FIFO	5
3	Extra blocks	6
4	Design FIFO code	7
5	Testbench code.....	12
6	Testbench plane.....	15
7	Waveforms.....	16
7.1	Case 1	16
7.2	Case 2	17
7.3	Case 3	18
7.4	Case 4	19
7.4.1	Part 1	19
7.4.2	Part2.....	20
7.5	Case 5	21
7.5.1	Part1.....	21
7.5.2	Part2.....	22
8	Vivado.....	23
8.1	Elaborated design for 8-bit width	23
8.2	Elaborated design for 32-bit width	24
8.3	Synthesis for 8-bits	25
	25
8.4	Synthesis for 32-bits.....	26
8.5	Implementation for 8-bits	27
8.6	Implementation for 32-bits	28
	28
8.7	Timing report at 50MHZ,45MHZ for 8 bits	29
8.8	Timing report at 50MHZ,45MHZ for 8 bits	30
	30
8.9	Utilization report for 8 bits	31
8.10	Utilization report for 32 bits	32
8.11	do file	33
8.12	time constraint file	34

Figure 1:Design Architecture	4
Figure 2:FIFO Code part1	7
Figure 3:FIFO Code part2	8
Figure 4:FIFO Code part3	9
Figure 5:FIFO Code part4	10
Figure 6:FIFO Code part5	11
Figure 7:Testbench part1	12
Figure 8:Testbench part2.....	13
Figure 9:Testbench part3.....	14
Figure 10:wave case1	16
Figure 11:wave case2.....	17
Figure 12:wave case 3	18
Figure 13:wave case 4 part1	19
Figure 14:case 4 part2.....	20
Figure 15:wave case5 part1	21
Figure 16:wave case5 part2	22
Figure 17:elaborated design for 8-bits.....	23
Figure 18:elaborated design for 32-bits.....	24
Figure 19:synthesized design for 8-bits	25
Figure 20: synthesized design for 32-bits.....	26
Figure 21:implemented design for 8 bits	27
Figure 22:implemented design for 32 bits	28
Figure 23:time report for 8 bits.....	29
Figure 24:time report for 32 bits.....	30
Figure 25:Utilization report for 8 bits	31
Figure 26:Utilization report for 32 bits	32
Figure 27:do file	33
Figure 28:constraint file	34

1 Design Architecture Overview





Figure 1:Design Architecture


2 Detailed Architecture for FIFO



I made two configs for CDC :

- 1- FIFO to handle the different rates
- 2- Gray coding for data incoherence

3 Extra blocks



Because of 2FF sync we have delay and because of this delay we have 3 important corner cases and I have added these 2 blocks to handle the problem

1-small buffer in domain A: to handle the corner case when you want to write in domain A but domain A thinks the FIFO is full while there's a place empty because you also have read from domain b but domain A wants 2 period of delays to sense the change so I put 3 elements buffer to save this elements temporary until the delays end

2- some flags in domain B: to handle the second corner case when you want to read from FIFO But domain B thinks that it's empty while you have just written a new element in domain A but the change needs 2 clock cycle to propagate so I rise the flag until the change arrive

3- counter in domain B: to handle the last corner case when you want to read you wait for 2 or 3 cycles if FIFO still empty that means no one wrote in domain A so noting to read

4 Design FIFO code

```

1  module Async_FIFO #(parameter FIFO_width=32) (
2  input[FIFO_width-1:0] i_wdata,
3  input i_rst_n,
4  input i_wr,
5  input i_rd,
6  input i_wclk,
7  input i_rclk,
8  output o_wfull,
9  output o_reempty,
10 output reg [FIFO_width-1:0] o_rdata
11
12 );
13
14 reg [FIFO_width-1:0] FIFO [0:15];
15 reg [4:0] w_count_binary=0;
16 reg [4:0] r_count_binary=0;
17 wire [4:0] w_count_gray;
18 wire [4:0] r_count_gray;
19
20 reg[4:0] w_count1_gray;
21 reg[4:0] w_count2_gray;
22 wire [4:0] w_count2_binary;
23
24
25 reg[4:0] r_count1_gray;
26 reg[4:0] r_count2_gray;
27 wire [4:0] r_count2_binary;
28
29 reg [FIFO_width-1:0] buffer0 ;
30 reg buffer0_valid=0 ;
31 reg [FIFO_width-1:0] buffer1 ;
32 reg buffer1_valid=0 ;
33 reg [FIFO_width-1:0] buffer4 ;
34 reg buffer4_valid=0 ;
35
36 reg buffer2_valid=0 ;
37 reg buffer3_valid=0 ;
38 reg buffer5_valid=0 ;
39 reg[2:0] count2=0;
40 reg[2:0] count3=0;
41 reg[2:0] count5=0;
42
43
44 function [4:0] gray_to_binary;
45 input[4:0] gray;
46 integer i;
47 begin
48 gray_to_binary[4]=gray[4];
49 for(i=3;i>=0;i=i-1)
50 gray_to_binary[i] = gray[i] ^ gray_to_binary[i + 1];
51 end

```

Figure 2:FIFO Code part1

```

54 function[4:0] binary_to_gray;
55     input[4:0] binary;
56     begin
57         binary_to_gray[4]=binary[4];
58         binary_to_gray[3:0] = binary[4:1] ^ binary[3:0];
59     end
60 endfunction
61
62
63 assign w_count_gray=binary_to_gray(w_count_binary);
64 assign r_count_gray=binary_to_gray(r_count_binary);
65
66 assign w_count2_binary=gray_to_binary(w_count2_gray);
67 assign r_count2_binary=gray_to_binary(r_count2_gray);
68
69
70 assign o_wfull=(~i_rst_n)?0:((w_count_binary[4] != r_count2_binary[4]) && // MSB check to detect wrap-around
71 (w_count_binary[3:0] == r_count2_binary[3:0]));
72
73 assign o_empty = (~i_rst_n)?1:(r_count_binary==w_count2_binary);
74
75 /*..... reading logic..... */
76 always @(posedge i_wclk or negedge i_rst_n)
77 begin
78
79     if(i_rst_n==0)
80     begin
81         w_count_binary <= 0;
82         buffer0_valid <= 0;
83         buffer1_valid <= 0;
84         buffer4_valid <= 0;
85         r_count1_gray <= 0;
86         r_count2_gray <= 0;
87     end
88
89     else
90     begin
91         if (!o_wfull && (buffer0_valid || buffer1_valid || buffer4_valid) ) begin
92             if(buffer0_valid)
93             begin
94                 FIFO[w_count_binary[3:0]] <= buffer0;
95                 w_count_binary <= w_count_binary + 1;
96             end
97             if(buffer1_valid)
98             begin
99                 buffer0<=buffer1;
100                 buffer0_valid <= buffer1_valid;
101             end
102             else

```

Figure 3:FIFO Code part2


```

102         else
103             begin
104                 buffer0_valid<=0;
105             end
106         if(buffer4_valid)
107             begin
108                 buffer1<=buffer4;
109                 buffer1_valid <= buffer4_valid;
110                 buffer4_valid<=0;
111             end
112         else
113             begin
114                 buffer1_valid<=0;
115             end
116     end
117
118     if (i_wr)
119     begin
120         if (!o_wfull && !buffer0_valid && !buffer1_valid && !buffer4_valid)
121             begin
122                 FIFO[w_count_binary[3:0]] <= i_wdata;
123                 w_count_binary <= w_count_binary + 1;
124             end
125         else if(!buffer0_valid)
126             begin
127                 buffer0<=i_wdata;
128                 buffer0_valid<=1;
129             end
130         else if (!buffer1_valid)
131             begin
132                 buffer1<=i_wdata;
133                 buffer1_valid<=1;
134             end
135         else if (!buffer4_valid)
136             begin
137                 buffer4<=i_wdata;
138                 buffer4_valid<=1;
139             end
140     end
141
142     //2FF sync
143     r_count1_gray<=r_count_gray;
144     r_count2_gray<=r_count1_gray;
145     end
146 end

```

Figure 4:FIFO Code part3

```

150  /*..... wrtiting logic..... */
151  always @(posedge i_rclk or negedge i_rst_n)
152      begin
153
154          if(i_rst_n==0)
155              begin
156                  r_count_binary <= 0;
157                  buffer2_valid <= 0;
158                  buffer3_valid <= 0;
159                  buffer5_valid <= 0;
160                  w_count1_gray <= 0;
161                  w_count2_gray <= 0;
162                  o_rdata <= 0;
163              end
164
165          else
166              begin
167                  if(o_empty && i_rd)
168                      begin
169                          if(!buffer2_valid)
170                              begin
171                                  buffer2_valid<=1;
172                              end
173                          else if (!buffer3_valid)
174                              begin
175                                  buffer3_valid<=1;
176                              end
177                          else if (!buffer5_valid)
178                              begin
179                                  buffer5_valid<=1;
180                              end
181                      end
182                  if(buffer2_valid && o_empty)
183                      count2<=count2+1;
184
185                  if(count2==2)
186                      begin
187                          buffer2_valid<=0;
188                          count2<=0;
189                      end
190
191                  if(buffer3_valid && o_empty)
192                      count3<=count3+1;
193
194                  if(count3==2)
195                      begin
196                          buffer3_valid<=0;
197                          count3<=0;
198                      end
199              end
200

```

Figure 5:FIFO Code part4

```

203
204     if(count5==2)
205         begin
206             buffer5_valid<=0;
207             count5<=0;
208         end
209     if(!o_rempy)
210         begin
211             if(buffer2_valid && buffer3_valid && buffer5_valid && i_rd )
212                 begin
213                     o_rdata<=FIFO[r_count_binary[3:0]];
214                     r_count_binary<=r_count_binary+1;
215                     buffer2_valid<=1;
216                     buffer3_valid<=1;
217                     buffer5_valid<=1;
218                 end
219             else if( (buffer2_valid && buffer3_valid && buffer5_valid && !i_rd) || (buffer2_valid && buffer3_valid && !buffer5_valid && i_rd))
220                 begin
221                     o_rdata<=FIFO[r_count_binary[3:0]];
222                     r_count_binary<=r_count_binary+1;
223                     buffer2_valid<=1;
224                     buffer3_valid<=1;
225                     buffer5_valid<=0;
226                 end
227             else if ( (buffer2_valid && buffer3_valid && !i_rd && !buffer5_valid) || (buffer2_valid && !buffer3_valid && i_rd && !buffer5_valid) )
228                 begin
229                     o_rdata<=FIFO[r_count_binary[3:0]];
230                     r_count_binary<=r_count_binary+1;
231                     buffer2_valid<=1;
232                     buffer3_valid<=0;
233                     buffer5_valid<=0;
234                 end
235             else if (buffer2_valid && !buffer3_valid && i_rd && !buffer5_valid)
236                 begin
237                     o_rdata<=FIFO[r_count_binary[3:0]];
238                     r_count_binary<=r_count_binary+1;
239                     buffer2_valid<=0;
240                     buffer3_valid<=0;
241                 end
242             else if (!buffer2_valid && !buffer3_valid && !buffer5_valid && i_rd)
243                 begin
244                     o_rdata<=FIFO[r_count_binary[3:0]];
245                     r_count_binary<=r_count_binary+1;
246                 end
247             end
248             //2FF sync
249             w_count1_gray<=w_count_gray;
250             w_count2_gray<=w_count1_gray;
251         end
252     end
253 endmodule

```

Figure 6:FIFO Code part5

5 Testbench code

```

1  module Async_FIFO_tb ();
2  reg [31:0] i_wdata;
3  reg i_wr;
4  reg rst_n;
5  reg i_rd;
6  reg i_wclk;
7  reg i_rclk;
8  wire o_wfull;
9  wire o_reempty;
10 wire [31:0] o_rdata;
11 Async_FIFO DUT (i_wdata,rst_n,i_wr,i_rd,i_wclk,i_rclk,o_wfull,o_reempty,o_rdata);
12
13 initial
14 begin
15     i_wclk=0;
16
17     forever
18     begin
19         #10;
20         i_wclk=~i_wclk;
21     end
22
23 end
24 initial
25 begin
26     i_rclk=0;
27     forever
28     begin
29         #12;
30         i_rclk=~i_rclk;
31     end
32
33 end
34
35 integer i;
36 initial
37 begin
38     /* first i reset the FIFO */
39     i_wr=0; i_rd=0; i_wdata=0; rst_n=0;
40     @(negedge i_wclk);
41
42     /* three cycle to avoid the xx values */
43     rst_n=1; i_wr=0; i_rd=0; i_wdata=0;
44     @(negedge i_wclk);
45     @(negedge i_wclk);
46     @(negedge i_wclk);
47     i_wr=1; i_rd=0; i_wdata=0;
48     @(negedge i_wclk);

```

Figure 7:Testbench part1

```

49  /* write the whole FIFO and more values without any reading*/
50  for(i=1;i<20;i=i+1)
51  begin
52      i_wdata=i;
53      @(negedge i_wclk);
54  end
55  /* only reading*/
56  i_wr=0; i_rd=1; i_wdata=0;
57  for(i=1;i<24;i=i+1)
58  begin
59      @(negedge i_wclk);
60  end
61  i_wr=0; i_rd=0;
62  @(negedge i_wclk);
63  @(negedge i_wclk);
64  @(negedge i_wclk);
65  /* now FIFO is empty and reading buffer valid is 0 it's like we have just start*/
66
67  /* now i will try corner cases */
68
69  /* i will write data in the FIFO untill it becomes full
70  the next 3 cycles i will read 3 items but since domain A has 3 cycle delay it will write in buf0,buf1,buf4
71  then after 3 cycles it supposed to write from buf0->FIFO and after another cycle it supposed to write buf1->FIFO and after another cycle it will write
72  but->FIFO but that's happen in case of aligned clock but we have async clock so it maybe 2 or 4 clocks instead of 3 */
73
74  i_wr=1; i_rd=0; i_wdata=0;
75  for(i=2;i<18;i=i+1)
76  begin
77      i_wdata=2*i;
78      @(negedge i_wclk);
79  end
80  i_wr=1; i_rd=1; i_wdata=97;
81  @(negedge i_wclk);
82  i_wr=1; i_rd=1; i_wdata=98;
83  @(negedge i_wclk);
84  i_wr=1; i_rd=1; i_wdata=99;
85  @(negedge i_wclk);
86  i_rd=0; i_wdata=0; i_wr=0;
87  @(negedge i_wclk);
88  @(negedge i_wclk);
89  @(negedge i_wclk);
90  @(negedge i_wclk);
91  @(negedge i_wclk);

```

Figure 8:Testbench part2

```
93      /* second corner case when we have an empty FIFO and domain A writes and domain B reads but wait 3 cycle untill the delay end*/
94      i_wr=0; i_rd=1;
95      for(i=0;i<19;i=i+1)
96      begin
97          @(negedge i_wclk);
98          end
99          i_rd=0;
100         @(negedge i_wclk);
101         @(negedge i_wclk);
102         /* now both of read,write pointer at the same place (9) and FIFO is empty so we can do our test */
103         i_wr=1; i_rd=1; i_wdata=88;
104         @(negedge i_wclk);
105         i_wr=1; i_rd=1; i_wdata=89;
106         @(negedge i_wclk);
107         i_wr=1; i_rd=1; i_wdata=90;
108         @(negedge i_wclk);
109         i_rd=0; i_wr=0;
110         @(negedge i_wclk);
111         @(negedge i_wclk);
112         @(negedge i_wclk);
113         @(negedge i_wclk);
114
115         $stop;
116     end
117 endmodule
```

Figure 9:Testbench part3

6 Testbench plane

Case num	Description of the case	Expected output
1	Assert the reset_n	The all buffers and internal signal tied to 0
2	Write the whole FIFO and want to overwrite some elements	FIFO will be FULL then will save the next 3 elements and refuses the other overwritten elements until reading happens
3	Read the whole FIFO including the 3 extra elements	First the extra 3 elements in the buffer will be written then after that we will read the whole FIFO including them so now FIFO is empty
4 (first corner case)	I will write in the whole FIFO until it becomes full then I will try to read and write at the same time for 3 elements (cycles)	The FIFO will be full first, then when I want to write again it will save the values in the three buffers and once, I read the 3 elements the buffered values will be transferred from the buffer to the FIFO
5 (second corner case)	I will read the whole FIFO until it becomes empty then I will try to write and read at the same time for 3 elements (cycles)	The FIFO will be empty first, then when I want to read again it will rise the 3 buffers flags and once, I write the 3 elements the buffered values will be transferred from the the FIFO to the output

7 Waveforms

7.1 Case 1




Figure 10:wave case1

Assert the reset_n	The all buffers and internal signal tied to 0
--------------------	---

7.2 Case 2




Figure 11:wave case2

Write the whole FIFO and want to overwrite some elements	FIFO will be FULL then will save the next 3 elements and refuses the other overwritten elements until reading happens
--	---

7.3 Case 3




Figure 12:wave case 3

Read the whole FIFO including the 3 extra elements	First the extra 3 elements in the buffer will be written then after that we will read the whole FIFO including them so now FIFO is empty
--	--

7.4 Case 4

7.4.1 Part 1




Figure 13:wave case 4 part1

I will write in the whole FIFO until it becomes full	The FIFO will be full first
--	-----------------------------

7.4.2 Part2




Figure 14:case 4 part2

Then I will try to read and write at the same time for 3 elements (cycles)

Then when I want to write again it will save the values in the three buffers and once, I read the 3 elements the buffered values will be transferred from the buffer to the FIFO

7.5 Case 5

7.5.1 Part1




Figure 15:wave case5 part1

I will read the whole FIFO until it becomes empty	The FIFO will be empty first
---	------------------------------

7.5.2 Part2




Figure 16:wave case5 part2

then I will try to write and read at the same time for 3 elements (cycles)	then when I want to read again it will rise the 3 buffers flags and once, I write the 3 elements will be transferred from the FIFO to the output
--	--

8 Vivado

8.1 Elaborated design for 8-bit width




Figure 17:elaborated design for 8-bits

8.2 Elaborated design for 32-bit width




Figure 18:elaborated design for 32-bits

8.3 Synthesis for 8-bits




Figure 19:synthesized design for 8-bits

8.4 Synthesis for 32-bits




Figure 20: synthesized design for 32-bits

8.5 Implementation for 8-bits




Figure 21:implemented design for 8 bits

8.6 Implementation for 32-bits




Figure 22:implemented design for 32 bits

8.7 Timing report at 50MHZ,45MHZ for 8 bits

Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS): 15.142 ns		Worst Hold Slack (WHS): 0.277 ns	Worst Pulse Width Slack (WPWS): 9.500 ns
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 64		Total Number of Endpoints: 64	Total Number of Endpoints: 37
All user specified timing constraints are met.			

Figure 23:time report for 8 bits

8.8 Timing report at 50MHZ,45MHZ for 8 bits

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 14.246 ns		Worst Hold Slack (WHS): 0.052 ns		Worst Pulse Width Slack (WPWS): 3.000 ns	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	
Total Number of Endpoints: 1293		Total Number of Endpoints: 1293		Total Number of Endpoints: 693	
All user specified timing constraints are met.					

Figure 24:time report for 32 bits

8.9 Utilization report for 8 bits

Name	1	Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	Bonded IOB (500)	BUFGCTRL (32)	PLLE2_ADV (10)
▼ N Async_FIFO		105	135	42	105	48	14	3	1
> I clk_div (clk_wiz_0)		0	0	0	0	0	0	3	1

Figure 25:Utilization report for 8 bits

8.10 Utilization report for 32 bits

Name	1	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	Bonded IOB (500)	BUFGCTRL (32)	PLLE2_ADV (10)
▼ N Async_FIFO		293	685	64	32	264	293	128	70	3	1
> clk_div (clk_wiz_0)		0	0	0	0	0	0	0	0	3	1

Figure 26:Utilization report for 32 bits

8.11 do file

```
vlib work
vlog Async_FIFO.v Async_FIFO_tb.v
vsim -voptargs=+acc work.Async_FIFO_tb
add wave *
run -all
```

Figure 27:do file

8.12 time constraint file

```
1  ## Clock signal
2  set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk_in]
3  create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in]
4
5  ## define clock groups to prevent vivado from calculate the hold time between these paths
6  set_clock_groups -asynchronous -group [get_clocks -include_generated *clk_wr*] -group [get_clocks -include_generat
```

Figure 28:constraint file