ASYNC FIFO USING CDC PROJECT

USING VERILOG

Marwan Khaled Mohamed

Contents

1	Desi	gn Architecture Overview	4
2	Deta	ailed Architecture for FIFO	5
3	Extra	a blocks	6
4	Desi	gn FIFO code	7
5	Testl	bench code	12
6	Testl	bench plane	15
7	Wave	eforms	16
	7.1	Case 1	16
	7.2	Case 2	17
	7.3	Case 3	18
	7.4	Case 4	19
	7.4.1	l Part 1	19
	7.4.2	2 Part2	20
	7.5	Case 5	21
	7.5.1	l Part1	21
	7.5.2	2 Part2	22
8	Viva	do	23
	8.1	Elaborated design for 8-bit width	23
	8.2	Elaborated design for 32-bit width	24
	8.3	Synthesis for 8-bits	25
	•••••		25
	8.4	Synthesis for 32-bits	26
	8.5	Implementation for 8-bits	27
	8.6	Implementation for 32-bits	28
	•••••		28
	8.7	Timing report at 50MHZ,45MHZ for 8 bits	29
	8.8	Timing report at 50MHZ,45MHZ for 8 bits	30
			30
	8.9	Utilization report for 8 bits	31
	8.10	Utilization report for 32 bits	32
	8.11	do file	33
	8.12	time constraint file	34

Figure 1:Design Architecture	4
Figure 2:FIFO Code part1	7
Figure 3:FIFO Code part2	8
Figure 4:FIFO Code part3	9
Figure 5:FIFO Code part4	10
Figure 6:FIFO Code part5	11
Figure 7:Testbench part1	12
Figure 8:Testbench part2	13
Figure 9:Testbench part3	14
Figure 10:wave case1	16
Figure 11:wave case2	17
Figure 12:wave case 3	18
Figure 13:wave case 4 part1	19
Figure 14:case 4 part2	20
Figure 15:wave case5 part1	21
Figure 16:wave case5 part2	22
Figure 17:elaborated design for 8-bits	23
Figure 18:elaborated design for 32-bits	24
Figure 19:synthesized design for 8-bits	25
Figure 20: synthesized design for 32-bits	26
Figure 21:implemented design for 8 bits	27
Figure 22:implemented design for 32 bits	28
Figure 23:time report for 8 bits	29
Figure 24:time report for 32 bits	30
Figure 25:Utilization report for 8 bits	31
Figure 26:Utilization report for 32 bits	32
Figure 27:do file	33
Figure 28:constraint file	34

1 Design Architecture Overview





Figure 1:Design Architecture

2 Detailed Architecture for FIFO



I made two configs for CDC:

- 1- FIFO to handle the different rates
- 2- Gray coding for data incoherence

3 Extra blocks

Domain A (writing dor	nain)	Domain B (reading domain)
Buffer 0 (width) Buffer 1 (width) Buffer 4 (width)	Buffer 0_valid (flag) Buffer 1_valid (flag) Buffer 4_valid (flag)	Buffer 2_valid (flag) Buffer 3_valid (flag) Buffer 5_valid (flag) Counter from 0->3

Because of 2FF sync we have delay and because of this delay we have 3 important corner cases and I have added these 2 blocks to handle the problem

1-small buffer in domain A: to handle the corner case when you want to write in domain A but domain A thinks the FIFO is full while there's a place empty because you also have read from domain b but domain A wants 2 period of delays to sense the change so I put 3 elements buffer to save this elements temporary until the delays end

2- some flags in domain B: to handle the second corner case when you want to read from FIFO But domain B thinks that it's empty while you have just written a new element in domain A but the change needs 2 clock cycle to propagate so I rise the flag until the change arrive

3- counter in domain B: to handle the last corner case when you want to read you wait for 2 or 3 cycles if FIFO still empty that means no one wrote in domain A so noting to read

4 Design FIFO code

```
module Async_FIFO #(parameter FIFO_width=32) (
input[FIF0_width-1:0] i_wdata,
input i_rst_n,
input i_wr,
input i_rd,
input i_wclk,
input i_rclk,
output o_wfull,
output o_rempty,
output reg [FIFO_width-1:0] o_rdata
reg [FIF0_width-1:0] FIF0 [0:15];
reg [4:0] w_count_binary=0;
reg [4:0] r_count_binary=0;
wire [4:0] w_count_gray;
wire [4:0] r_count_gray;
reg[4:0] w_count1_gray;
reg[4:0] w_count2_gray;
wire [4:0] w_count2_binary;
reg[4:0] r_count1_gray;
reg[4:0] r_count2_gray;
wire [4:0] r_count2_binary;
reg [FIF0_width-1:0] buffer0 ;
reg buffer0_valid=0 ;
reg [FIF0_width-1:0] buffer1 ;
reg buffer1_valid=0 ;
reg [FIF0_width-1:0] buffer4 ;
reg buffer4_valid=0 ;
reg buffer2_valid=0 ;
reg buffer3 valid=0
reg buffer5_valid=0 ;
reg[2:0] count2=0;
reg[2:0] count3=0;
reg[2:0] count5=0;
function [4:0] gray_to_binary;
    input[4:0] gray;
    gray_to_binary[4]=gray[4];
    for(i=3;i>=0;i=i-1)
     gray_to_binary[i] = gray[i] ^ gray_to_binary[i + 1];
    end
```

Figure 2:FIFO Code part1

```
function[4:0] binary_to_gray;
    input[4:0] binary;
     binary_to_gray[4]=binary[4];
     binary_to_gray[3:0] = binary[4:1] ^ binary[3:0];
assign w_count_gray=binary_to_gray(w_count_binary);
assign r_count_gray=binary_to_gray(r_count_binary);
assign w_count2_binary=gray_to_binary(w_count2_gray);
assign r_count2_binary=gray_to_binary(r_count2_gray);
assign o_wfull=(\simi_rst_n)?0:((w_count_binary[4] != r_count2_binary[4]) && // MSB check to detect wrap-around
(w_count_binary[3:0] == r_count2_binary[3:0]));
assign o_rempty =(~i_rst_n)?1:(r_count_binary==w_count2_binary);
                              ..... reading logic.....*/
always @(posedge i_wclk or negedge i_rst_n)
    if(i_rst_n==0)
        w_count_binary <= 0;</pre>
        buffer0_valid <= 0;</pre>
        buffer1 valid <= 0;</pre>
        buffer4_valid <= 0;
        r_count1_gray <= 0;
        r_count2_gray <= 0;
    if (!o_wfull && (buffer0_valid || buffer1_valid || buffer4_valid) ) begin
        if(buffer0_valid)
            FIF0[w_count_binary[3:0]] <= buffer0;</pre>
            w_count_binary <= w_count_binary + 1;</pre>
        if(buffer1_valid)
            buffer0<=buffer1;</pre>
            buffer0_valid <= buffer1_valid;</pre>
```

Figure 3:FIFO Code part2

```
begin
                  buffer0_valid<=0;
             end
        if(buffer4_valid)
             buffer1<=buffer4;
             buffer1_valid <= buffer4_valid;</pre>
             buffer4_valid<=0;
             begin
             buffer1_valid<=0;</pre>
    if (i_wr)
         if (!o_wfull && !buffer0_valid && !buffer1_valid && !buffer4_valid)
             FIF0[w_count_binary[3:0]] <= i_wdata;</pre>
             w_count_binary <= w_count_binary + 1;</pre>
        else if(!buffer0_valid)
             begin
             buffer0<=i_wdata;
             buffer0_valid<=1;</pre>
        else if (!buffer1_valid)
             buffer1<=i_wdata;</pre>
             buffer1_valid<=1;</pre>
        else if (!buffer4_valid)
             buffer4<=i_wdata;</pre>
             buffer4_valid<=1;</pre>
    r_count1_gray<=r_count_gray;</pre>
    r_count2_gray<=r_count1_gray;</pre>
end
```

Figure 4:FIFO Code part3

```
..... wrtiting logic.....
always @(posedge i_rclk or negedge i_rst_n)
    if(i_rst_n==0)
    r_count_binary <= 0;
    buffer2 valid <= 0;
    buffer3_valid <= 0;</pre>
    buffer5_valid <= 0;
    w_count1_gray <= 0;</pre>
    w_count2_gray <= 0;</pre>
    o_rdata <= 0;
    begin
    if(o_rempty && i_rd)
        begin
            if(!buffer2_valid)
                begin
                     buffer2_valid<=1;</pre>
            else if (!buffer3_valid)
                     buffer3_valid<=1;</pre>
                end
            else if (!buffer5_valid)
                     buffer5_valid<=1;</pre>
                end
    if(buffer2_valid && o_rempty)
        count2<=count2+1;</pre>
    if(count2==2)
            buffer2_valid<=0;</pre>
            count2<=0;
    if(buffer3_valid && o_rempty)
        count3<=count3+1;</pre>
    if(count3==2)
            buffer3_valid<=0;</pre>
            count3<=0;
```

Figure 5:FIFO Code part4

```
if(count5==2)
207
208
              if(!o_rempty)
                                   o_rdata<=FIFO[r_count_binary[3:0]];
r_count_binary<=r_count_binary+1;
buffer2_valid<=1;
buffer3_valid<=1;
huffer3_valid
                         else if( (buffer2_valid && buffer3_valid && buffer5_valid && !i_rd) || (buffer2_valid && buffer3_valid && !buffer5_valid && i_rd))
                                   o_rdata<=FIF0[r_count_binary[3:0]];
r_count_binary<=r_count_binary+1;
buffer2_valid<=1;</pre>
                         else if ( (buffer2_valid && buffer3_valid && !i_rd && !buffer5_valid) || (buffer2_valid && !buffer3_valid && i_rd && !buffer5_valid) )
                                    o_rdata<=FIF0[r_count_binary[3:0]];
                                    r_count_binary<=r_count_binary+1;
buffer2_valid<=1;
buffer3_valid<=0;</pre>
                                    buffer5_valid<=0;
                         else if (buffer2_valid && !buffer3_valid && !i_rd && !buffer5_valid)
begin
                                   o_rdata<=FIF0[r_count_binary[3:0]];
                                   r_count_binary<=r_count_binary+1;
buffer2_valid<=0;
buffer3_valid<=0;
                         else if (!buffer2_valid && !buffer3_valid &&!buffer5_valid && i_rd)
                                   r_count_binary<=r_count_binary+1;
             end
//2FF sync
w_count1_gray<=w_count_gray;
w_count2_gray<=w_count1_gray;
```

Figure 6:FIFO Code part5

5 Testbench code

```
module Async FIFO tb ();
reg [31:0] i_wdata;
reg i wr;
reg rst_n;
reg i rd;
reg i_wclk;
reg i_rclk;
wire o_wfull;
wire o_rempty;
wire [31:0] o_rdata;
Async_FIFO DUT (i_wdata,rst_n,i_wr,i_rd,i_wclk,i_rclk,o_wfull,o_rempty,o_rdata);
    i_wclk=0;
    forever
    begin
    i_wclk=~i_wclk;
begin
         i_rclk=0;
    forever
    begin
    i_rclk=~i_rclk;
    /* first i reset the FIFO */
    i_wr=0; i_rd=0; i_wdata=0; rst_n=0;
    @(negedge i_wclk);
    /* three cycle to avoid the xx values */
    rst_n=1; i_wr=0; i_rd=0; i_wdata=0;
@(negedge i_wclk);
    @(negedge i_wclk);
@(negedge i_wclk);
    i_wr=1; i_rd=0; i_wdata=0;
@(negedge i_wclk);
```

Figure 7:Testbench part1

```
/* wite the whole FIFO and more values without any reading*/
for(1=3;1:03;1=1)
begin
i_wdata1;
| begin
| i_wdata1;
| congeste i_wck);
| '* only reading*/
| '* only re
```

Figure 8:Testbench part2

```
/* second corner case when we have an empty FIFO and domain A writes and domain B reads but wait 3 cycle untill the delay end*/
i_wr=0; i_rd=1;
for(i=0;i:19;i=i+1)
begin

@(negedge i_wclk);
end

g(negedge i_wclk);
end

g(negedge i_wclk);
end

/* now both of read,write pointer at the same place (9) and FIFO is empty so we can do our test */
i_wr=1; i_rd=1; i_wdata=88;
@(negedge i_wclk);
i_wr=1; i_rd=1; i_wdata=89;
@(negedge i_wclk);
i_wr=1; i_rd=1; i_wdata=90;
@(negedge i_wclk);
i_wr=1; i_rd=1; i_wdata=90;
@(negedge i_wclk);
i_wr=1; i_rd=1; i_wdata=90;
@(negedge i_wclk);
i_dengedge i_wclk);
end

@(negedge i_wclk);
```

Figure 9:Testbench part3

6 Testbench plane

Case	Description of the case	Expected output
num		
1	Assert the reset_n	The all buffers and internal signal tied to 0
2	Write the whole FIFO and	FIFO will be FULL then will save the next 3 elements and
	want to overwrite some	refuses the other overwritten elements until reading
	elements	happens
3	Read the whole FIFO	First the extra 3 elements in the buffer will be written then
	including the 3 extra	after that we will read the whole FIFO including them so
	elements	now FIFO is empty
4	I will write in the whole FIFO	The FIFO will be full first, then when I want to write again it
(first	until it becomes full then I	will save the values in the three buffers and once, I read the
corner	will try to read and write at	3 elements the buffered values will be transferred from the
case)	the same time for 3	buffer to the FIFO
	elements (cycles)	
5	I will read the whole FIFO	The FIFO will be empty first, then when I want to read again
(second	until it becomes empty then	it will rise the 3 buffers flags and once, I write the 3
corner	I will try to write and read at	elements the buffered values will be transferred from the
case)	the same time for 3	the FIFO to the output
	elements (cycles)	

7 Waveforms

7.1 Case 1




Figure 10:wave case1

Assert the reset_n	The all buffers and internal signal tied to 0				

7.2 Case 2




Figure 11:wave case2

Write the whole FIFO and want to overwrite	FIFO will be FULL then will save the next 3			
some elements	elements and refuses the other overwritten			
	elements until reading happens			

7.3 Case 3




Figure 12:wave case 3

Read the whole FIFO including the 3	First the extra 3 elements in the buffer will be written then
extra elements	after that we will read the whole FIFO including them so
	now FIFO is empty

7.4 Case 4

7.4.1 Part 1




Figure 13:wave case 4 part1

I will write in the whole FIFO until it becomes full	The FIFO will be full first

7.4.2 Part2




Figure 14:case 4 part2

Then I will try to read and write at the same	Then when I want to write again it will save the			
time for 3 elements (cycles)	values in the three buffers and once, I read the 3			
	elements the buffered values will be transferred			
	from the buffer to the FIFO			

7.5 Case 5

7.5.1 Part1




Figure 15:wave case5 part1

I will read the whole FIFO until it becomes empty The FIFO will

The FIFO will be empty first

7.5.2 Part2




Figure 16:wave case5 part2

then I will try to write and read at the same time	then when I want to read again it will rise the 3
for 3 elements (cycles)	buffers flags and once, I write the 3 elements will
	be transferred from the FIFO to the output

8 Vivado

8.1 Elaborated design for 8-bit width




Figure 17:elaborated design for 8-bits

8.2 Elaborated design for 32-bit width




Figure 18:elaborated design for 32-bits

8.3 Synthesis for 8-bits




Figure 19:synthesized design for 8-bits

8.4 Synthesis for 32-bits




Figure 20: synthesized design for 32-bits

8.5 Implementation for 8-bits




Figure 21:implemented design for 8 bits

8.6 Implementation for 32-bits




Figure 22:implemented design for 32 bits

8.7 Timing report at 50MHZ,45MHZ for 8 bits




Figure 23:time report for 8 bits

8.8 Timing report at 50MHZ,45MHZ for 8 bits



Figure 24:time report for 32 bits

8.9 Utilization report for 8 bits

Name	1 Slice LUTs (133800)	Slice Registers (267600)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	Bonded IOB (500)	BUFGCTRL (32)	PLLE2_ADV (10)
√ N Async_FIFO	105	135	42	105	48	14	3	1
> I clk_div (clk_wiz_0)	0	0	0	0	0	0	3	1

Figure 25:Utilization report for 8 bits

8.10 Utilization report for 32 bits

Name 1	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (3345 0)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	Bonded IOB (500)	BUFGCTRL (32)	PLLE2_ADV (10)
√ N Async_FIFO	293	685	64	32	264	293	128	70	3	1
> I clk_div (clk_wiz_0)	0	0	0	0	0	0	0	0	3	1

Figure 26:Utilization report for 32 bits

8.11 do file

```
vlib work
vlog Async_FIFO.v Async_FIFO_tb.v
vsim -voptargs=+acc work.Async_FIFO_tb
add wave *
run -all
```

Figure 27:do file

8.12 time constraint file

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk_in]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in]

## define clock groups to prevent vivado from calculate the hold time between these paths
set_clock_groups -asynchronous -group [get_clocks -include_generated *clk_wr*] -group [get_clocks -include_generated *clk_wr*]
```

Figure 28:constraint file