


Design 1

1. Schematic diagram with dimensions and component values annotated for both circuits...




1	L	50u
2	C	1
3	M	40

Notes: I put 18 Resistor in parallel with min resistor value to achieve $R_{total}=1.5$ and I requirement 6 I will explain in hand analysis steps why I choose $R_{total}=1.5$

-I sweep until I get the appropriate value of constant c but due to limitation on the width of technology I choose Multiplier to achieve the wanted width


Design 2



	Name	Value
1	l	$10u$
2	M	4
3	c	5
4	$vout$	$500m$


2- Schematic diagram with DC operating point annotated at $V_{out}=350\text{mV}$ to verify the V_{comp} specification for both circuits...

Design 1



Note: at $V_{ds}=350\text{mV}$ the current still 201 uA

Design 2



3: Simulation results to verify I_{out} and R_{out} specifications for both circuits

Design1


	Name/Signal/Expr	Value
1	error	990.741m
2	I_{out}	201.981u
3	V_{gs0}	300.566m
4	R_{out}	577.091K
5	V_{dsat}	116.912m



Note: using ADE I and parametric sweep we find that $r_o > 500k$ and $V_{com} < 350mV$ and $I = 201.9u$ with error $< 1\%$ at $V_{out} = 500m$

Design2

	Name/Signal/Expr	Value
1	Iout_	201.865u
2	NM4/D	
3	Vd3	358.174m
4	Vd1,2	155.491m
5	Rout	332.689M
6	Vocmp	155.68m
7	error	932.641m



Note: using ADE I and parametric sweep we find that $r_o > 500k$ and $V_{com} < 350mV$ and $I = 201.9u$ with error $< 1\%$ at $V_{out} = 500m$

4- An estimate of this mirror's area for both circuits.

Design1

- Area of resistors = $18 \cdot 10^{-11} \text{ m}^2$
- Area of transistors = $3 \cdot 10^{-7} \text{ m}^2$
- Total Area = $3.0018 \cdot 10^{-7} \text{ m}^2$

Design2

- Area of resistors = $5.6 \cdot 10^{-12} \text{ m}^2$
- Area of transistors = $1.2 \cdot 10^{-8} \text{ m}^2$
- Total Area = $1.20056 \cdot 10^{-8} \text{ m}^2$

Note: in both designs I neglect the area of the current mirror and assume we take the current directly from the ideal current source

5-If your manager told you the area you ended up with is too large and you need to sacrifice one of the specs to have reasonable area, suggest a modification and comment on what you'll gain and lose from it ..

Design1

Note: the area of resistor is negligible against the area of transistors, so I need to reduce the area of transistors not resistors

**to decrease the area we have to affect on the specs V_{comp} , R_{out}
so we have 2 choice first is decreasing the width and in this case we will increasing V_{comp} and decreasing R_{out} so we will make both of V_{comp} and R_{out} worth but on the other hand if we decreasing Length we will decreasing V_{comp} and R_{out} so we will make V_{comp} better but R_{out} worth**

Note: the change in the length affect on the R_{out} more than the change in the width affect on R_{out}

but at the end I choose to decreasing the Length

Design 2

We notice that we have cascode current mirror so the actual problem is to achieve low V_{comp} because it's roughly $=2V_{ov}$ but it's so easy to have very big R_{out} since it's roughly $=r_{o4} * r_{o2}$ so we will decrease the length this will lead to decreasing r_{out} but it's already very big and decreasing V_{comp} which is good

6- Compare both designs in a table by adding the analyzed results with the simulated results for both designs..

Design 1

hand analysis steps to determine the value of R

$$\lambda = \frac{2 [V_{gs_0} - V_{th}]^2 [1 + \lambda V_{ds_0}]}{[V_{gs_0} + IR - V_{th}]^2 [1 + \lambda V_{gs_0}]}$$

Assume $V_{gs_0} = 300 \text{ mV}$

From cadence $V_{th} = 220 \text{ mV}$

Assume $\frac{(W/L)_0}{(W/L)_1} = 2$

From cadence $\lambda = 0.02$


$R = 1.5 \text{ } \Omega$ 2024

Note: why I assume $V_{gs}=300\text{mv}$? I choose it low to achieve low V_{comp} to have high W/l so I can achieve high W assuming I choose the max length so I can have high R_{out}

Analyzed results	simulated results
$I_{out}=200\mu\text{A}$	$I_{out}=201.9\mu\text{A}$
$V_{gs0}=300\text{mv}$	$V_{gs0}=300.5\text{mv}$
$V_{comp}=v_{gs}-v_{th}=80\text{mv}$	$V_{comp}=v_{dsat}=155\text{mv}$

Design 2

hand analysis steps to determine the value of R



$$V_{th\ 1,2,3,4} = 0.216$$

$$\text{Assume } (W/L)_{2,4} = 2(W/L)_{1,3}$$

$$eqn \rightarrow M_1, M_2$$

$$2 = \frac{2(1 + \lambda V_{ds2})}{(1 + \lambda V_{ds1})}$$

$$\rightarrow V_{ds1} = V_{ds2} = C$$

2024

eqn $\rightarrow M_4, M_3$

$$2 = 2 \frac{(V_X - (-V_{th}))^2 (1 + \lambda_4(0.5 - C))}{(V_X - C - V_{th})^2 (1 + \lambda_3(V_{g1} - C))}$$

From eqn 2: $V_{d3} = V_{g1} = 0.5$

But if we apply this

condition and calculate (R)

From next equation we will

Find M_4 in triode so

we will choose $V_{g1} = 0.35 \text{ V}$

→ But if we choose

this value $\therefore V_{d3} \neq V_{d4}$

\therefore equation (2) won't be valid

so the current will change

But the change [error]

in I_{out} will be small

For many reasons:

First: $\eta_3 \neq \eta_4$

Second: η is small value

2024

third: λV_{DS} is small value added to (1) so this term

$$\frac{(1 + \lambda V_{DS4})}{(1 + \lambda_3 V_{DS3})} \text{ will give}$$

Small error

→ For these reasons we can

Assume $V_{DS3} \approx V_{DS4}$

$$V_{G1} = V_{D3} = 0.35 \text{ V}$$

equ $\rightarrow M_2, M_4$

$$1 = \frac{(V_X - (-V_{th}))^2 (1 + \lambda(0.5 - C))}{(V_{g1} - V_{th})^2 (1 + \lambda C)}$$

Let $C = 0.15$

Calculate V_X ✓

$$\therefore R = \frac{V_X \cdot V_G}{I_{ref}} = 1500 \Omega$$

Analyzed results	simulated results
$I_{out} = 200 \mu A$	$I_{out} = 201.865 \mu A$
$V_{ds1,2} = 150 mV$	$V_{ds1,2} = 155 mV$
$V_{comp} = V_X - V_{s3} - V_{th} = 136 mV$	$V_{comp} = V_{dsat} = 155 mV$
$V_{gs1}, V_{d3} = 350 mV$	$V_{gs1}, V_{d3} = 358 mV$


7- Discuss the circuits at which each circuit is more suitable to be used ..

- **If we want very low V_{comp} we can use the design one because it's just $=V_{ov}$ while in the second design it's $=2V_{ov}$ on the other hand if we want to achieve very high R_{out} we use the second design because it has $R_{out}=r_o^2$**
- **So if the circuit need to have very accurate current we must use design 2 because it has Very high R_{out} so there is no length modulation effect**
but if the circuit have big swing we need to choose design 1 because it's easy to achieve very low V_{comp}

8- Draw and estimate the noise of both circuits and define which devices are more dominant in the total noise.

Design1

Total Output Noise




Noise of left Transistor M1 is in yellow and it's the dominant in noise and that's because it has lower Width and they have the same length so has bigger flicker noise so the dominant one is M1 which at the output

Noise Analysis 'noise' freq = (1 Hz -> 10 GHz)


Name	Vis	V1	Vout
------	-----	----	------

NM0:total	575.87yA ² /Hz	0.5
NM1:total	1.11364zA ² /Hz	0.5



Design 2

Total Output Noise



The dominant one is M1 which at the output branch and exists at the bottom in the main current mirror

