# **VERIFYING SYNCHRONOUS FIFO**

**USING UVM** 

Marwan Khaled Mohamed

# **Contents**

1	UVM	Ar	chitecture	. 6
2	Defi	ne E	Bugs	. 7
	2.1	Вι	ug1	. 7
	2.2	Вι	ug2	. 8
	2.3	Вι	ıg3	. 9
	2.4	Вι	ıg4	10
3	Code	е		11
	3.1	De	esign code	11
	3.1.1		Design Module with assertions	11
	3.1.2	2	Interface	14
	3.2	Te	estbench Code	15
	3.2.1		Seq item Code	15
	3.2.2	2	Config Code	16
	3.2.3	3	Read Only Sequence	16
	3.2.4	1	Write Only Seq Code	17
	3.2.5	5	Write Read Seq Code	17
	3.2.6	6	Sequencer Code	18
	3.2.7	7	Monitor Code	18
	3.2.8	3	Driver Code	19
	3.2.9	)	Agent Code	20
	3.2.1	0	Scoreboard Code	21
	3.2.1	11	Coverage code	25
				25
	3.2.1	12	environment code	28
	3.2.1	13	test code	29
	3.3	To	pp code	30
	3.4		ssertion code	
	3.5	Do	o file	33
4	Asse	ertic	ons table	34

# Verification of Synchronous FIFO Project using UVM

5	Wav	eform	. 38
6	Cove	erage	. 39
	6.1	Code coverage	. 39
	6.1.1	Statement coverage	. 39
	6.1.2	2 Branch coverage	. 40
	6.1.3	3 Toggle coverage	. 40
	6.2	Functional Coverage	. 41
		Assertion Coverage	
	6.4	Assertion Report	. 42

Figure 1:UVM architecture	6
Figure 2:Bug1	7
Figure 3:Bug1 fixed	7
Figure 4:Bug2	8
Figure 5:Bug2 fixed	8
Figure 6:Bug3	9
Figure 7:Bug3 Fixed	9
Figure 8:Bug4	10
Figure 9:Bug4 Fixed	10
Figure 10: Code for Design Part1	11
Figure 11: Design Code Part2	12
Figure 12: Design Code Part4	13
Figure 13: Design Code Part3	13
Figure 14: interface code	14
Figure 15:seq item code	15
Figure 16:Config Code	16
Figure 17:Read Only Seq Code	16
Figure 18:Write Only Seq Code	17
Figure 19:Write Read Seq Code	17
Figure 20:Sequencer Code	18
Figure 21:Monitor Code	18
Figure 22:Driver Code	19
Figure 23:agent code	20
Figure 24: Scoreboard code part1	21
Figure 25: Scoreboard code part2	22
Figure 26: Scoreboard code part3	23
Figure 27: Scoreboard code part4	24
Figure 28: coverage code part1	25
Figure 29: coverage code part2	26
Figure 30:coverage code part3	27
Figure 31: environment code	28
Figure 32: test code	29
Figure 33: Top code	30
Figure 34: Assertion Code part2	31
Figure 35:Assertion Code part2	32
Figure 36: Do file	33
Figure 37:List File	33
Figure 38: Waveform zoomed version	
Figure 39:statement coverage part1	
Figure 40:Branch coverage	
Figure 41: Toggle coverage	

Figure 42:functional coverage	41
Figure 43: assertion coverage	41
Figure 44:assertion Report	42

# 1 UVM Architecture




Figure 1:UVM architecture

# 2 Define Bugs

# 2.1 Bug1

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
wr_ptr <= 0;
end
```

Figure 2:Bug1

```
always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
  if (!inter_type.rst_n) begin
    wr_ptr <= 0;
    /*Bug: in case of reset no defined behavior for wr_ack , overflow */
    inter_type.wr_ack <= 0;
    inter_type.overflow <= 0;
end</pre>
```

Figure 3:Bug1 fixed

Bug: in case of reset no defined behavior for wr\_ack, overflow

# 2.2 Bug2

```
always @(posedge clk or negedge rst_n) begin
if (!rst_n) begin
rd_ptr <= 0;
end
```

Figure 4:Bug2

```
/*Bug:this is the implementation for underflow since it sequential not in continuous assignment */
else
begin
   inter_type.data_out<=0;
   if (inter_type.empty && inter_type.rd_en)
        inter_type.underflow <= 1;
   else
        inter_type.underflow <= 0;
end</pre>
```

Figure 5:Bug2 fixed

Bug: in case of reset no defined behavior for underflow

# 2.3 Bug3

```
assign underflow = (empty && rd_en)? 1 : 0;
Figure 6:Bug3
```

```
/*Bug:this is the implementation for underflow since it sequential not in continuous assignment */
else
begin
    inter_type.data_out<=0;
    if (inter_type.empty && inter_type.rd_en)
        inter_type.underflow <= 1;
    else
        inter_type.underflow <= 0;
end</pre>
```

Figure 7:Bug3 Fixed

Bug: this is the implementation for underflow since it sequential not in continuous assignment

# 2.4 Bug4

```
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
      count <= 0;
end
else begin
   if ( ({wr_en, rd_en} == 2'b10) && !full)
      count <= count + 1;
   else if ( ({wr_en, rd_en} == 2'b01) && !empty)
      count <= count - 1;
end
end</pre>
```

Figure 8:Bug4

```
always @(posedge inter_type.clk or negedge inter_type.rst_n) begin

if (!inter_type.rst_n) begin

count <= 0;

end

else begin

/*Bug: there is no implementation for corner case for empty and full FIFO*/

if ( ({inter_type.wr_en, inter_type.rd_en} == 2'b10) && linter_type.full ) || (({inter_type.wr_en, inter_type.rd_en} == 2'b11) && inter_type.empty ) )

count <= count <= !;

else if ( ({inter_type.wr_en, inter_type.rd_en} == 2'b01) && linter_type.empty ) || (({inter_type.wr_en, inter_type.rd_en} == 2'b11) && inter_type.full ) )

end

end

end
```

Figure 9:Bug4 Fixed

Bug: there is no implementation for corner cases for empty and full FIFO

## 3 Code

# 3.1 Design code

# 3.1.1 Design Module with assertions

```
module FIF0(interface_FIF0.DUT inter_type);
reg [inter type.FIFO WIDTH-1:0] mem [inter type.FIFO DEPTH-1:0];
reg [inter_type.max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [inter_type.max_fifo_addr:0] count;
always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
    if (!inter_type.rst_n) begin
        wr_ptr <= 0;
        /*Bug: in case of reset no defined behavior for wr ack , overflow */
        inter_type.wr_ack <= 0;</pre>
        inter_type.overflow <= 0;</pre>
    else if (inter_type.wr_en && count < inter_type.FIFO_DEPTH) begin</pre>
        mem[wr_ptr] <= inter_type.data_in;</pre>
        inter_type.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;</pre>
        inter_type.overflow <= 0;</pre>
        inter_type.wr_ack <= 0;</pre>
        if (inter_type.full && inter_type.wr_en)
             inter_type.overflow <= 1;</pre>
             inter_type.overflow <= 0;</pre>
end
always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
    if (!inter_type.rst_n)
        rd ptr <= 0;
        inter_type.underflow <= 0;</pre>
         inter_type.data_out<=0;</pre>
```

Figure 10: Design code Part1

Figure 11: Design Code Part2

```
/*....wr_en=1 , rd_en=0 then count++ , rd_ptr const , wr_ptr++......*/
property count1;
@(posedge inter_type.clk) disable iff(inter_type.rst_n=0)
inter_type.wr_en && ~ inter_type.rd_en && count|=8 |=> count==$past(count)+1 && $stable(rd_ptr) && (wr_ptr==$past(wr_ptr)+1 || ($past(wr_ptr)=-7 && wr_ptr==0) );
endproperty

/*....wr_en=0 , rd_en=1 then count-- , rd_ptr ++ , wr_ptr const......*/
property count2;
@(posedge inter_type.clk) disable iff(inter_type.rst_n=0)
-inter_type.wr_en && inter_type.rd_en && count!=0 |=> count==$past(count)-1 && $stable(wr_ptr)&& (rd_ptr==$past(rd_ptr)+1 || ($past(rd_ptr)=-7 && rd_ptr==0) );
endproperty

/*....wr_en=1 , rd_en=1 , full then count-- , rd_ptr ++ , wr_ptr const......*/
property count3;
@(posedge inter_type.clk) disable iff(inter_type.rst_n=0)
inter_type.wr_en && inter_type.rd_en && inter_type.full |=> count==$past(count)-1 && $stable(wr_ptr)&& (rd_ptr==$past(rd_ptr)+1 || ($past(rd_ptr)=-7 && rd_ptr==0) );
endproperty

/*....wr_en=1 , rd_en=1 then count++ , rd_ptr const , wr_ptr++.......*/
property count3;
@(posedge inter_type.clk) disable iff(inter_type.rst_n=0)
inter_type.wr_en && inter_type.rd_en && inter_type.rst_n=0)
inter_type.wr_en && inter_type.rd_en && inter_type.rst_n=0)
inter_type.wr_en && inter_type.rst_n=0)
inter
```

Figure 13: Design Code Part3

Figure 12: Design Code Part4

## 3.1.2 Interface

```
interface the_interface (clk);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
input clk;
logic [FIFO_WIDTH-1:0] data_in,data_out;
logic rst_n, wr_en, rd_en,wr_ack, overflow,underflow,full, empty, almostfull, almostempty;
modport DUT (input data_in ,clk , rst_n, wr_en, rd_en,output data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);
endinterface
```

Figure 14: interface code

### 3.2 Testbench Code

# 3.2.1 Seq item Code

```
| package seq.item.pkg:
| import use.pkg::*
|
```

Figure 15:seq item code

### 3.2.2 Config Code

Figure 16:Config Code

## 3.2.3 Read Only Sequence

```
package read_seq_pkg;
import seq_item_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh";
   class read_only_seq extends uvm_sequence #(seq_item);
        `uvm_object_utils(read_only_seq);
       seq_item read_only_seq_item;
       function new (string name="read_only_seq");
           super.new(name);
       endfunction
           read_only_seq_item=seq_item::type_id::create("read_only_seq_item");
           read_only_seq_item.rd_en=1;
           read_only_seq_item.wr_en=0;
           repeat(100)
           start_item(read_only_seq_item);
            assert(read_only_seq_item.randomize());
            finish_item(read_only_seq_item);
```

Figure 17: Read Only Seq Code

### 3.2.4 Write Only Seq Code

Figure 18: Write Only Seq Code

# 3.2.5 Write Read Seq Code

Figure 19: Write Read Seq Code

### 3.2.6 Sequencer Code

```
package sequencer_pkg;
import seq_item_pkg::*;
import uvm_pkg::*;
include "uvm_macros.svh";

class sequencer extends uvm_sequencer #(seq_item);
    `uvm_component_utils(sequencer);
    function new (string name="sequencer",uvm_component parent=null);
    super.new(name,parent);
    endfunction
    endclass

endpackage
```

Figure 20:Sequencer Code

#### 3.2.7 Monitor Code

```
package monitor_pkg;
import uvm_pkg::*;
import seq_item_pkg::*;
include "uvm_macros.svh";
     class monitor extends uvm_monitor;
  `uvm_component_utils(monitor);
  virtual the_interface mon_vif;
            seq_item mon_seq;
            uvm_analysis_port #(seq_item) mon_port;
            function new (string name="monitor",uvm_component parent=null);
    super.new(name,parent);
             function void build_phase(uvm_phase phase );
            super.build_phase(phase);
            mon_port=new("mon_port",this);
mon_seq=seq_item::type_id::create("mon_seq");
endfunction
             task run_phase(uvm_phase phase );
                   super.run_phase(phase);
                  mon_seq=seq_item::type_id::create("mon_seq");
@(negedge (mon_vif.clk));
                   mon_seq.rst_n=mon_vif.rst_n;
                   mon_seq.rd_en=mon_vif.rd_en;
                  mon_seq.wr_en=mon_vif.wr_en;
mon_seq.wr_ack=mon_vif.wr_ack;
mon_seq.data_out=mon_vif.data_out;
mon_seq.overflow=mon_vif.overflow;
                   mon_seq.underflow=mon_vif.underflow;
                   mon_seq.almostempty=mon_vif.almostempty;
mon_seq.almostfull=mon_vif.almostfull;
                  mon_seq.data_in=mon_vif.data_in;
mon_seq.empty=mon_vif.empty;
mon_seq.full=mon_vif.full;
                   mon_port.write(mon_seq);
                   end
```

Figure 21: Monitor Code

#### 3.2.8 Driver Code

```
package FIFO_driver_pack;
import uvm_pkg::*;
include "uvm_macros.svh";
import seq_item_pkg::*;
    class FIFO_driver extends uvm_driver #(seq_item);
         `uvm_component_utils(FIFO_driver);
         seq_item my_seq_item;
         virtual the interface driver_vif;
         function new (string name="FIFO_driver",uvm_component parent=null );
             super.new(name,parent);
         task run_phase(uvm_phase phase );
             super.run_phase(phase);
             my_seq_item=seq_item::type_id::create("my_seq_item");
             forever begin
             seq_item_port.get_next_item(my_seq_item);
             driver_vif.rd_en=my_seq_item.rd_en;
             driver_vif.wr_en=my_seq_item.wr_en;
             driver_vif.rst_n=my_seq_item.rst_n;
             driver_vif.data_in=my_seq_item.data_in;
             @(negedge (driver_vif.clk));
seq_item_port.item_done();
```

Figure 22:Driver Code

### 3.2.9 Agent Code

```
package agent_pkg;
import uvm_pkg::*;
include "uvm_macros.svh";
import FIFO_driver_pack::*;
import monitor_pkg::*;
import seq_item_pkg::*;
import FIFO_config_pack::*;
    class agent extends uvm_agent;
       `uvm_component_utils(agent);
       monitor monitor comp;
       FIFO_driver driver_comp;
       sequencer sequencer_comp;
       FIFO_config agent_config;
       uvm_analysis_port #(seq_item) agent_port;
    function new (string name="agent",uvm_component parent=null );
           super.new(name,parent);
       endfunction
    function void build_phase(uvm_phase phase );
       super.build_phase(phase);
       driver_comp=FIF0_driver::type_id::create("driver_comp",this);
       sequencer_comp=sequencer::type_id::create("sequencer_comp",this);
       monitor_comp=monitor::type_id::create("monitor_comp",this);
       agent_port=new("agent_port",this);
       endfunction
    function void connect_phase(uvm_phase phase);
       super.connect_phase(phase);
       driver_comp.driver_vif=agent_config.FIFO_virtual;
       monitor_comp.mon_vif=agent_config.FIFO_virtual;
       monitor_comp.mon_port.connect(agent_port);
       driver_comp.seq_item_port.connect(sequencer_comp.seq_item_export);
    endfunction
```

Figure 23:agent code

#### 3.2.10 Scoreboard Code

```
ackage FIFO_scoreboard_pkg;
import uvm_pkg::*;
include "uvm_macros.svh";
    class FIFO_scoreboard extends uvm_scoreboard;
         uvm_component_utils(FIFO_scoreboard);
uvm_analysis_export #(seq_item) scoreboard_export;
uvm_tlm_analysis_fifo #(seq_item) scoreboard_fifo;
          seq_item score_seq_item;
         parameter FIF0_WIDTH = 16;
reg[FIF0_WIDTH-1:0] fifo [$];
          int q_size_before;
logic [FIFO_WIDTH-1:0] data_out_ref;
          int correct_count=0;
          int error count=0;
          logic overflow,underflow,wr_ack,full,empty,almostfull,almostempty;
    function new (string name="FIFO_scoreboard",uvm_component parent=null );
          super.new(name,parent);
         super.build_phase(phase);
scoreboard_export=new("scoreboard_export",this);
scoreboard_fifo=new("scoreboard_fifo",this);
    function void connect_phase(uvm_phase phase);
          super.connect_phase(phase);
          scoreboard_export.connect(scoreboard_fifo.analysis_export);
    task run_phase(uvm_phase phase );
    super.run_phase(phase);
          score_seq_item=seq_item::type_id::create("score_seq_item");
          forever begin
               scoreboard_fifo.get(score_seq_item);
               golden_model(score_seq_item);
               if(score_seq_item.data_out_ref && score_seq_item.underflow!=underflow && score_seq_item.overflow!=overflow&& score_seq_item.wr_ack!=wr_ack
&& score_seq_item.full!=full && score_seq_item.almostfull!=almostfull && score_seq_item.empty!=empty && score_seq_item.almostempty!=almostempty)
                          `uvm_error("run_phase",$sformatf("error at trans %s while the ref 0b%0b",score_seq_item.convert2string(),data_out_ref));
                          correct_count++;
```

Figure 24: Scoreboard code part1

```
function void golden_model(seq_item seq_item_param);
          q_size_before=fifo.size();
if(seq_item_param.rst_n==0)
begin
   data_out_ref=0;
   for(int i=0 ; i<q_size_before;i++)
   fifo.pop_front();
   {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b00000000;
end</pre>
                case({seq_item_param.wr_en,seq_item_param.rd_en})
2'b00:
                      data_out_ref=0;
                begin
if(fifo.size()!=8)
                            fifo.push_back(seq_item_param.data_in);
data_out_ref=0;
                            if(fifo.size()==7)
                                 begin
full=1;
                                 almostfull=1;
                                 almostempty=0;
                                 begin
full=0;
                                  almostfull=1;
                                 almostempty=0;
                                 begin
full=0;
                                  almostfull=0;
                                  almostempty=1;
                            {empty,overflow,underflow,underflow,wr_ack}=4'b0001;
```

Figure 25: Scoreboard code part2

```
else if(fifo.size()==8)
       begin
{full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b1000100;
2'b01:
    if(fifo.size()==1)
       data_out_ref=fifo.pop_front();
        if(fifo.size()==1)
       begin
       empty=1;
       almostempty=0;
       underflow=0;
    else if(fifo.size()==8)
       begin
        almostfull=1;
       empty=0;
       almostempty=0;
       underflow=0;
    else if (fifo.size()==0)
       begin
       almostfull=0;
       empty=0;
       almostempty=0;
       underflow=1;
       almostfull=0;
       empty=0;
       almostempty=0;
       underflow=0;
    {full,overflow,underflow,wr_ack}=4'b000;
        data_out_ref=0;
```

Figure 26: Scoreboard code part3

```
2'b11:
             begin
if(fifo.size()==0)
                  begin
                       fifo.push_back(seq_item_param.data_in);
                       data out ref=0;
                       {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b0010001;
              else if (fifo.size()==8)
                       data_out_ref=fifo.pop_front();
                       {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b0100000;
                  begin
                       fifo.push_back(seq_item_param.data_in);
                       data_out_ref=fifo.pop_front();
                       if(fifo.size()==7)
                       {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b0100001;
                       else if (fifo.size()==1)
                       {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b0001001;
                       {full,almostfull,empty,almostempty,overflow,underflow,wr_ack}=7'b0000001;
             end
              end
function void report_phase(uvm_phase phase );
         super.report_phase(phase);
`uvm_info("report_phase",($sformatf("correct_count=%0d",correct_count)), UVM_MEDIUM );
`uvm_info("report_phase",($sformatf("error_count=%0d",error_count)),UVM_MEDIUM );
    endfunction
```

Figure 27: Scoreboard code part4

### 3.2.11 Coverage code

```
package coverage_pkg;
import seq_item_pkg::*;
`include "uvm_macros.svh";
   class coverage extends uvm_component;
     uvm_component_utils(coverage);
        uvm_analysis_export #(seq_item) coverage_export;
uvm_tlm_analysis_fifo #(seq_item) coverage_fifo;
seq_item cov_seq_item;
    covergroup cg;
    write:coverpoint cov_seq_item.wr_en
         bins write_0={0};
         bins write_1={1};
    read:coverpoint cov_seq_item.rd_en
         bins read_0={0};
         bins read_1={1};
    full:coverpoint cov_seq_item.full
         bins full_0={0};
bins full_1={1};
    empty:coverpoint cov_seq_item.empty
         bins empty_0={0};
         bins empty_1={1};
    almostfull:coverpoint cov_seq_item.almostfull
         bins almostfull_0={0};
         bins almostfull_1={1};
    almostempty:coverpoint cov_seq_item.almostempty
         bins almostempty_0={0};
         bins almostempty_1={1};
```

Figure 28: coverage code part1

```
overflow:coverpoint cov_seq_item.overflow
               bins overflow_0={0};
               bins overflow_1={1};
underflow:coverpoint cov_seq_item.underflow
               bins underflow_0={0};
               bins underflow_1={1};
wr_ack:coverpoint cov_seq_item.wr_ack
               bins wr_ack_0={0};
               bins wr_ack_1={1};
cross_full:cross write,read,full
              illegal_bins f_000=binsof(write.write_0)&binsof(read.read_0)&binsof(full.full_0);
illegal_bins f_001=binsof(write.write_0)&binsof(read.read_0)&binsof(full.full_1);
               illegal_bins f_111=binsof(write.write_1)&binsof(read.read_1)&binsof(full.full_1);
illegal_bins f_011=binsof(write.write_0)&binsof(read.read_1)&binsof(full.full_1);
cross_empty:cross write,read,empty
               illegal\_bins \ e\_000=binsof(write.write\_0) \&\&binsof(read.read\_0) \&\&binsof(empty.empty\_0);\\ illegal\_bins \ e\_001=binsof(write.write\_0) \&\&binsof(read.read\_0) \&\&binsof(empty.empty\_1);\\
cross_almostfull:cross write,read,almostfull
                illegal_bins alfull_000=binsof(write.write_0)&&binsof(read.read_0)&&binsof(almostfull.almostfull_0); illegal_bins alfull_001=binsof(write.write_0)&&binsof(read.read_0)&&binsof(almostfull.almostfull_1);
 cross_almostempty:cross write,read,almostempty
                illegal\_bins \ a lempty\_000=binsof(write.write\_0) \& binsof(read.read\_0) \& binsof(almostempty.almostempty\_0);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) \& binsof(read.read\_0) \& binsof(almostempty.almostempty\_1);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) \& binsof(read.read\_0) & binsof(almostempty.almostempty\_1);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) & binsof(read.read\_0) & binsof(almostempty.almostempty\_1);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) & binsof(read.read\_0) & binsof(almostempty.almostempty\_0);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) & binsof(read.read\_0) & binsof(almostempty.almostempty\_0);\\ illegal\_bins \ a lempty\_001=binsof(write.write\_0) & binsof(read.read\_0) & binsof(almostempty\_0) & binsof(almoste
```

Figure 29: coverage code part2

```
cross overflow:cross write,read,overflow
    illegal_bins ov_000=binsof(write.write_0)&&binsof(read.read_0)&&binsof(overflow.overflow_0);
    illegal bins ov 001=binsof(write.write 0)&&binsof(read.read 0)&&binsof(overflow.overflow 1);
    illegal_bins ov_011=binsof(write.write_0)&&binsof(read.read_1)&&binsof(overflow.overflow_1);
cross_underflow:cross write,read,underflow
    illegal_bins uv_000=binsof(write.write_0)&binsof(read.read_0)&binsof(underflow.underflow_0);
    illegal_bins uv_101=binsof(write.write_1)&&binsof(read.read_0)&&binsof(underflow.underflow_1);
    illegal_bins uv_001=binsof(write.write_0)&&binsof(read.read_0)&binsof(underflow.underflow_1);
cross_wr_ack:cross write,read,wr_ack
    illegal_bins wack_000=binsof(write.write_0)&&binsof(read.read_0)&&binsof(wr_ack.wr_ack_0);
illegal_bins wack_001=binsof(write.write_0)&&binsof(read.read_0)&&binsof(wr_ack.wr_ack_1);
    illegal_bins wack_011=binsof(write.write_0)&&binsof(read.read_1)&&binsof(wr_ack.wr_ack_1);
endgroup
function new (string name="coverage",uvm_component parent=null );
    super.new(name, parent);
    cg=new();
endfunction
function void build_phase(uvm_phase phase );
    super.build_phase(phase);
    coverage_export=new("coverage_export",this);
    coverage_fifo=new("coverage_fifo",this);
endfunction
function void connect_phase(uvm_phase phase);
        super.connect phase(phase);
        coverage_export.connect(coverage_fifo.analysis_export);
    endfunction
task run_phase(uvm_phase phase );
        super.run_phase(phase);
        cov_seq_item=seq_item::type_id::create("cov_seq_item");
        forever begin
        coverage_fifo.get(cov_seq_item);
        cg.sample();
endclass
```

Figure 30:coverage code part3

#### 3.2.12 environment code

```
package env_pack;
import uvm_pkg::*;
import FIFO_scoreboard_pkg::*;
`include "uvm macros.svh"
 `uvm component utils(env);
 coverage coverage_env;
 agent agent_env;
 FIF0_scoreboard score_env;
function new (string name="shift_reg_env", uvm_component parent=null);
 super.new(name, parent);
function void build_phase(uvm_phase phase);
 super.build_phase(phase);
 agent_env=agent::type_id::create("agent_env",this);
 coverage_env=coverage::type_id::create("coverage_env",this);
 score_env=FIF0_scoreboard::type_id::create("score_env",this);
endfunction
function void connect phase(uvm phase phase);
 super.connect_phase(phase);
   agent_env.agent_port.connect(coverage_env.coverage_export);
   agent_env.agent_port.connect(score_env.scoreboard_export);
   endfunction
 endclass
endpackage
```

Figure 31: environment code

#### 3.2.13 test code

```
package test_pack;
import uvm_pkg::*
import env_pack::*;
import write_seq_pkg::*;
import read_seq_pkg::*;
`include "uvm_macros.svh";
          `uvm_component_utils(test);
         env env_obj;
        FIFO config FIFO object;
         write_read_seq wr_seq;
         write_only_seq w_seq;
         read_only_seq r_seq ;
         int i=0;
         function new (string name="test",uvm_component parent=null);
              super.new(name,parent);
         endfunction
         function void build_phase(uvm_phase phase);
              super.build_phase(phase);
              env_obj=env::type_id::create("env_obj",this);
              FIFO_object=FIFO_config::type_id::create("FIFO_object");
wr_seq=write_read_seq::type_id::create("wr_seq");
w_seq=write_only_seq::type_id::create("w_seq");
r_seq=read_only_seq::type_id::create("r_seq");
              if(!(uvm_config_db#(virtual the_interface)::get(this, "", "interface", FIFO_object.FIFO_virtual)))
              `uvm_fatal("build_phase","test failed to get config object")
uvm_config_db#(FIFO_config)::set(this, "*", "CFG",FIFO_object );
          task run_phase(uvm_phase phase);
              super.run_phase(phase);
              phase.raise_objection(this);
              repeat(100)
              `uvm_info("run_phase",$sformatf("loop number %0d",i),UVM_MEDIUM);
              w_seq.start(env_obj.agent_env.sequencer_comp);
              wr_seq.start(env_obj.agent_env.sequencer_comp);
              r_seq.start(env_obj.agent_env.sequencer_comp);
              w_seq.start(env_obj.agent_env.sequencer_comp);
              r_seq.start(env_obj.agent_env.sequencer_comp);
              phase.drop_objection(this);
    endclass
```

Figure 32: test code

# 3.3 Top module code

```
import uvm_pkg::*;
import test_pack::*;

`include "uvm_macros.svh";
module top ();
bit clk;

initial
begin
clk=0;
forever
#1 clk=~clk;
end

the_interface inter_type(clk);
FIFO DUT(inter_type);
bind DUT FIFO_assertion SVA(inter_type);

initial
begin
uvm_config_db#(virtual the_interface)::set(null, "uvm_test_top", "interface", inter_type);
run_test("test");
end
endmodule
```

Figure 33: Top Module code

#### 3.4 Assertion code

```
module FIFO_assertion (the_interface.DUT inter_type);
     if(inter type.rst n==0)
          assert final (inter_type.empty);
property wr_ack;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.full |=> !inter_type.wr_ack ;
endproperty
property full_prop;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.almostfull && inter_type.wr_en && ~ inter_type.rd_en |=> inter_type.full ;
endproperty
property almostfull_prop;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0) inter_type.full && ~inter_type.wr_en && inter_type.rd_en |=> inter_type.almostfull;
endproperty
property empty_prop;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.almostempty && inter_type.rd_en && ~ inter_type.wr_en |=> inter_type.empty ;
endproperty
property almostempty_prop;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.empty && ~inter_type.rd_en && inter_type.wr_en |=> inter_type.almostempty ;
endproperty
property overflow_prop;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.full && inter_type.wr_en |=> inter_type.overflow;
endproperty
property underflow_prop;
 @(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.empty && inter_type.rd_en |=> inter_type.underflow ;
endproperty
```

Figure 34: Assertion Code part1

```
wr_ack_cover: cover property (wr_ack);
full_cover: cover property (full_prop);
empty_cover: cover property (empty_prop);
almostfull_cover: cover property (almostfull_prop);
almostempty_cover: cover property (almostempty_prop);
overflow_cover: cover property (overflow_prop);
underflow_cover: cover property (underflow_prop);
property overflow2;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.wr_en && DUT.count==8 |=> inter_type.overflow;
endproperty
property underflow2;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.rd_en && DUT.count==0 |=> inter_type.underflow ;
endproperty
property wr_ack2;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter type.wr en && DUT.count!=8 |=> inter type.wr ack ;
endproperty
property wr_ack3;
@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)
inter_type.wr_en && DUT.count==8 |=> ~inter_type.wr_ack ;
overflow2_assert: assert property (overflow2);
underflow2_assert: assert property (underflow2);
wr_ack2_assert: assert property (wr_ack2);
wr_ack3_assert: assert property (wr_ack3);
overflow1_cover: cover property (overflow2);
underflow1_cover: cover property (underflow2);
wr_ack1_cover: cover property (wr_ack2);
wr_ack2_cover: cover property (wr_ack3);
```

Figure 35: Assertion Code part2

### 3.5 Do file

```
vlib work
vlog -f src_files.list +define+SIM +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave /top/inter_type/*
coverage save FIFO.ucdb -onexit
run -all
```

Figure 36: Do file

```
interface.sv
config.sv
FIFO.sv
seq_item.sv
read_only_seq.sv
write_only_seq.sv
write_read_seq.sv
sequencer.sv
monitor.sv
driver.sv
agent.sv
coverage.sv
scoreboard.sv
assertion.sv
env.sv
test.sv
top.sv
```

Figure 37:List File

# 4 Assertions table

Description	Туре	place
Whenever the FIFO in not Full and wr_en is high	Internal signal	design
while rd_en is low then both of counter and		
write pointer will increase by one and read point		
doesn't change		
<pre>inter_type.wr_en &amp;&amp; ~ inter_type.rd_en &amp;&amp; count!=8  =&gt; count==\$past(count)+1 &amp;&amp; \$stable(rd_ptr) &amp;&amp; ( wr_ptr==\$past(wr_</pre>	ptr)+1    ( \$past(wr_ptr)	==7 && wr_ptr==0) ) ;
Whenever the FIFO in not empty and wr_en is	Internal signal	design
low while rd_en is high then both of counter and		
read pointer will increase by one and write point		
doesn't change		
<pre>@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)</pre>	ptr)&& ( rd_ptr== <i>\$past</i> (rd_ptr)+1    (	(
Whenever the FIFO in Full and both wr_en and	Internal signal	design
rd_en is high then only read operation will		
happen so both counter and rd_ptr will move		
forward while wr_ptr stay the same		
<pre>@(posedge inter_type.clk) disable iff(inter_type.rst_n==0)   inter_type.wr_en &amp;&amp; inter_type.rd_en &amp;&amp; inter_type.full  =&gt; count==\$past(count)-1 &amp;&amp; \$stable(wr_ender)</pre>	_ptr)&& ( rd_ptr==\$past(rd_ptr)+1    (	<pre>\$past(rd_ptr)==7 &amp;&amp; rd_ptr==0) )</pre>
Whenever the FIFO in empty and both wr_en	Internal signal	design
and rd_en is high then only write operation will		
happen so both counter and wr_ptr will move		
forward while rd_ptr stay the same		
inter_type.wr_en && inter_type.rd_en && inter_type.empty  => count==\$past(count)+1 && \$stable(rd_enter_type)	ptr) && ( wr_ptr==\$past(wr_ptr)+1	( <i>\$past</i> (wr_ptr)==7 && wr_ptr==0) )
Whenever both wr_en and rd_en is low then	Internal signal	design
counter and pointer stay the same		
<pre>inter_type.wr_en &amp;&amp; inter_type.rd_en &amp;&amp; ~inter_type.empty &amp;&amp; ~inter_type.ful   ( rd_ptr==\$past(rd_ptr)+1    ( \$past(rd_ptr)==7 &amp;&amp; rd_ptr==0) ) &amp;&amp; ( wr_ptr=</pre>		_ptr)==7 && wr_ptr==0) ) ;
Whenever the FIFO in not empty and not full	Internal signal	design
and both wr_en and rd_en is high then both		
read and write operation will happen so counter		
stay constant while wr_ptr and rd_ptr moving		
forward		

inter\_type.wr\_en && inter\_type.rd\_en && ~inter\_type.empty && ~inter\_type.full |=> \$stable(count) &&
( rd\_ptr==\$past(rd\_ptr)+1 || ( \$past(rd\_ptr)==7 && rd\_ptr==0) ) && ( wr\_ptr==\$past(wr\_ptr)+1 || ( \$past(wr\_ptr)==7 && wr\_ptr==0) ) ;

Description	Туре	place
Whenever the reset is asserted then empty	output signal	Assertion module
flag must be high		
always_comb begin if(inter_type.rst_note) assert final (seed)	n==0) inter_type.empty);	
Whenever the FIFO Full then wr_ack flag	output signal	Assertion module
must be low		
<pre>inter_type.full  =&gt; !in</pre>	ter_type.wr_ack ;	
Whenever the FIFO is almost full and wr_en is high while rd_en is low then in next cycle full flag must be 1	output signal	Assertion module
inter_type.almostfull && inter_type.wr_en && ~	inter_type.rd_en  => int	er_type.full ;
Whenever the FIFO is full and wr_en is low while rd_en is high then in next cycle almost full flag must be 1	output signal	Assertion module
inter_type.full && ~inter_type.wr_en && inter_t	:ype.rd_en  => inter_type.almos	
Whenever the FIFO is almost empty and wr_en is low while rd_en is high then in next cycle empty flag must be 1	output signal	Assertion module
inter_type.almostempty && inter_type.rd_en &&	∼ inter_type.wr_en	<pre> =&gt; inter_type.empty ;</pre>
Whenever the FIFO is empty and wr_en is high while rd_en is low then in next cycle almost empty flag must be 1	output signal	Assertion module
inter_type.empty && ~inter_type.rd_en && int	er_type.wr_en  => inter_ty	pe.almostempty ;
Whenever the FIFO is full and wr_en is high then in next cycle overflow will happen	output signal	Assertion module
inter_type.full && inter_type.w	r_en  => inter_type.overfl	ow ;

Whenever the FIFO is empty and rd_en is high then in next cycle underflow will happen	output signal	Assertion module	
<pre>inter_type.empty &amp;&amp; inter_type.rd_en  =&gt; inter_type.underflow ;</pre>			

# 5 Waveform




Figure 38: Waveform zoomed version

# 6 Coverage

# 6.1 Code coverage

### 6.1.1 Statement coverage

```
FIFO.sv
            16 always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
           18 wr_ptr <= 0;
           20 inter_type.wr_ack <= 0;</pre>
           21 inter_type.overflow <= 0;
          24 mem[wr_ptr] <= inter_type.data_in;
           25 inter_type.wr_ack <= 1;
           26 wr_ptr <= wr_ptr + 1;
           27 inter_type.overflow <= 0;
           31 inter_type.wr_ack <= 0;
           33 inter_type.overflow <= 1;
           35 inter_type.overflow <= 0;
           39 always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
           42 rd ptr <= 0;
           44 inter_type.underflow <= 0;
           45 inter_type.data_out<=0;
           49 inter_type.data_out <= mem[rd_ptr];
           50 rd ptr <= rd ptr + 1;
           51 inter_type.underflow <= 0;
           56 inter_type.data_out<=0;
           58 inter type.underflow <= 1;
           60 inter_type.underflow <= 0;
           66 always @(posedge inter_type.clk or negedge inter_type.rst_n) begin
            68 count <= 0;
           73 count <= count + 1;
           75 count <= count - 1;
           80 assign inter_type.full = (count == inter_type.FIFO_DEPTH)? 1 : 0;
           81 assign inter_type.empty = (count == 0)? 1 : 0;
           82 assign inter_type.almostfull = (count == inter_type.FIFO_DEPTH-1)? 1 : 0; //Bug:in case of almostfull it must be -1 not -2
            83 assign inter_type.almostempty = (count == 1)? 1 : 0;
           86 always_comb
```

Figure 39:statement coverage

### 6.1.2 Branch coverage

```
FIFO.sv
               17 if (!inter_type.rst_n) begin
               23 else if (inter_type.wr_en && count < inter_type.FIFO_DEPTH) begin
               30 else begin
               32 if (inter_type.full && inter_type.wr_en)
               40 if (!inter_type.rst_n)
               47 else if (inter_type.rd_en && count != 0)
               54 else
               57 if (inter_type.empty && inter_type.rd_en)
               59 else
               67 if (!inter_type.rst_n) begin
               70 else begin
               72 if ((({inter_type.wr_en, inter_type.rd_en} == 2'bl0) && !inter_type.full ) || (({inter_type.wr_en, inter_type.rd_en} == 2'bl1) && inter_type.empty ) |
74 else if ((({inter_type.wr_en, inter_type.rd_en} == 2'bl1) && !inter_type.empty ) || (({inter_type.wr_en, inter_type.rd_en} == 2'bl1) && inter_type.full ) |
               80 assign inter_type.full = (count == inter_type.FIFO_DEPTH)? 1 : 0;
81 assign inter_type.empty = (count == 0)? 1 : 0;
               82 assign inter_type.almostfull = (count == inter_type.FIFO_DEPTH-1)? 1:0: //Bug:in case of almostfull it must be -1 not -2
               83 assign inter_type.almostempty = (count == 1)? 1 : 0;
               94 if(count==0)
              100 if (count==7)
              106 if (count==1)
```

Figure 40:Branch coverage

# 6.1.3 Toggle coverage




Figure 41: Toggle coverage

# 6.2 Functional Coverage




Figure 42:functional coverage

# 6.3 Assertion Coverage




Figure 43: assertion coverage

# 6.4 Assertion Report




Figure 44:assertion Report