SPARTAN6 - DSP48A1 PROJECT

USING FPGA DESIGN FLOW

Marwan Khaled Mohamed

Contents

1	Proje	ect specifications	4
	1.1	Input – output ports	4
	1.2	Schematic – internal signals	5
2	Code	e	6
	2.1	Design code	6
	2.1.1	Basic block code	6
	2.1.2	2 Top module Code	7
	2.2	Testbench	9
3	Do F	ile1	1
4	Wave	eform1	1
	4.1	Waveform for input – output ports1	1
	4.2	Waveform for internal signals	2
5	Viva	do Design Flow1	2
	5.1	Elaboration1	2
	5.2	Time constraints	3
	5.3	Synthesis1	3
	5.3.1	Synthesis Schematic1	3
	5.3.2	2 Detailed Schematic	4
	5.3.3	3 Synthesis Timing Report	5
	5.3.4	Synthesis Utilization Report1	5
	5.4	Implementation	6
	5.4.1	Implementation Device	6
	5.4.2	2 Implementation Timing Report	7
	5.4.3	3 Implementation Utilization Report	7
6	Mess	sage Tab1	8
	6.1	Message Tab for elaborated design	8
	6.2	Message Tab for Synthesized design	8
	6.3	Message Tab for implemented design	8

DSP48A1 project using FPGA design flow

Figure 1: input output port	4
Figure 2 Schematic modified with the name of internal signals	5
Figure 3: Basic Block Code	6
Figure 4: Design Code Part1	7
Figure 5: Design Code Part2	8
Figure 6: Design Code Part3	8
Figure 7: Testbench Part1	9
Figure 8: Testbench Part2	10
Figure 9: Testbench Part3	10
Figure 10: Do file	11
Figure 11: Waveform of input- Output Port	11
Figure 12: Waveform of internal Signals in the Design	
Figure 13: Elaborated Design Schematic	
Figure 14: Time constraints File	
Figure 15: Synthesis Schematic	
Figure 16: DSP48E1 block in FPGA used to Synthesis the Design	
Figure 17: Timing report in synthesis stage	15
Figure 18: Utilization report in synthesis stage	15
Figure 19: Design implemented on FPGA	16
Figure 20: Timing report in implementation stage	17
Figure 21: Utilization report in implementation stage	17
Figure 22: Message Tab for elaborated design	18
Figure 23 : Message Tab for Synthesized design	18
Figure 24: Message Tah for implemented design	18

1 Project specifications

1.1 Input – output ports




Figure 1: input output port

1.2 Schematic - internal signals




Figure 2 Schematic modified with the name of internal signals

2 Code

2.1 Design code

2.1.1 Basic block code

```
module MUX_REGISTER(the_input,clk,CE,rst,the_output);
parameter width=18;
parameter selection=1;
parameter RSTTYPE="SYNC";
input [width-1:0] the_input;
input clk,rst,CE;
output reg [width-1:0] the_output;
generate
    if(selection==1)
    begin
        if(RSTTYPE=="SYNC")
        begin
            always @(posedge clk ) begin
                if (rst)
                    the output<=0;
                else if(CE==1)
                    the output<=the input;
            end
        end
        else if(RSTTYPE=="ASYNC") begin
            always @(posedge clk or posedge rst ) begin
                if (rst)
                    the output<=0;
                else if(CE==1)
                    the output<=the input;
            end
        end
    end
    else if(selection==0)
    begin
        always @(the input ) begin
        the_output=the_input;
    end
endgenerate
```

Figure 3: Basic Block Code

2.1.2 Top module Code

```
module DSP(A,B,C,D,CARRYIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CECARRYIN,CEC,CED,CEM,CEOPMODE
     ,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTP,RSTOPMODE,BCOUT,PCIN,BCIN,PCOUT);
    input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
input [7:0] OPMODE;
    input CARRYIN,CLK,CEA,CEB,CECARRYIN,CEC,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTP,RSTOPMODE;
 8 output CARRYOUTF, CARRYOUT;
9 output [47:0] PCOUT,P;
10 output [17:0] BCOUT;
11 output [35:0] M;
13 parameter AOREG=0;
14 parameter A1REG=1;
16 parameter BOREG=0;
17 parameter B1REG=1;
19 parameter CREG=1;
20 parameter DREG=1;
21 parameter MREG=1;
22 parameter PREG=1;
23 parameter CARRYINREG=1;
24 parameter CARRYOUTREG=1;
25 parameter OPMODEREG=1;
27 parameter CARRYINSEL="OPMODE5"; //CARRYIN
28 parameter B_INPUT="DIRECT"; //CASCADE
29 parameter RSTTYPE="SYNC"; //ASYNC
31 wire [17:0] DFF,B0F,A0F,B1F,A1F;
32 wire [47:0] CFF;
```

Figure 4: Design Code Part1

```
wire [35:0] MFF;
wire CIF,COF;
wire [7:0] OPF;
wire [17:0] BMUX;
/*.....internal signals .....*/
wire [17:0] PRE MUX,PRE;
wire [35:0] MUL;
wire [47:0] POST;
wire [47:0] X,Z;
wire [47:0] CONCAT;
wire COUT, CIN;
MUX_REGISTER #(.width(18),.selection(DREG)) DUT_DREG(D,CLK,CED,RSTD,DFF);
assign BMUX=(B_INPUT=="DIRECT")? B:(B_INPUT=="CASCADE")?PCIN:0 ;
MUX_REGISTER #(.width(18),.selection(BOREG)) DUT_BOREG(BMUX,CLK,CEB,RSTB,BOF);
MUX_REGISTER #(.width(18),.selection(A0REG)) DUT_A0REG(A,CLK,CEA,RSTA,A0F);
MUX REGISTER #(.width(48),.selection(CREG)) DUT CREG(C,CLK,CEC,RSTC,CFF);
MUX_REGISTER #(.width(8),.selection(OPMODEREG)) DUT_OPMODEREG(OPMODE,CLK,CEOPMODE,RSTOPMODE,OPF);
MUX_REGISTER #(.width(18),.selection(B1REG)) DUT_B1REG(PRE_MUX,CLK,CEB,RSTB,B1F);
MUX_REGISTER #(.width(18),.selection(A0REG)) DUT_A1REG(A0F,CLK,CEA,RSTA,A1F);
MUX_REGISTER #(.width(36),.selection(MREG)) DUT_MREG(MUL,CLK,CEM,RSTM,MFF);
```

Figure 5: Design Code Part2

Figure 6: Design Code Part3

2.2 Testbench

Figure 7: Testbench Part1

```
A_tb=4; B_tb=1; C_tb=6; D_tb=15; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0;
  OPMODE_tb[1]=0; OPMODE_tb[0]=1; OPMODE_tb[3]=0; OPMODE_tb[2]=0; OPMODE_tb[4]=1; OPMODE_tb[5]=1; OPMODE_tb[6]=1; OPMODE_tb[7]=0;
   for(i=0;i<4;i=i+1)
 @(negedge CLK_tb);
   /* (D-B)*A+C+CIN */ /* 268 */
   A_tb=5; B_tb=8; C_tb=7; D_tb=60; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0;
 OPMODE_tb[1]=0; OPMODE_tb[0]=1; OPMODE_tb[3]=1; OPMODE_tb[2]=1; OPMODE_tb[4]=1; OPMODE_tb[5]=1; OPMODE_tb[6]=1; OPMODE_tb[7]=0;
   for(i=0;i<4;i=i+1)
   @(negedge CLK_tb);
  /* B*A+CIN*/ /* 10 */
 A_tb=1; B_tb=9; C_tb=1; D_tb=5; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0;
    \texttt{OPMODE\_tb[1]=0; OPMODE\_tb[0]=1; OPMODE\_tb[3]=0; OPMODE\_tb[2]=0; OPMODE\_tb[4]=0; OPMODE\_tb[5]=1; OPMODE\_tb[6]=0; OPMODE\_tb[7]=0; OPMODE\_tb[6]=0; OPMODE\_tb[6]=0; OPMODE\_tb[6]=0; OPMODE\_tb[7]=0; OPMODE\_tb[6]=0; OPMODE\_tb[6]=0; OPMODE\_tb[6]=0; OPMODE\_tb[7]=0; OPMODE\_tb[6]=0; OPMODE\_tb
   for(i=0;i<4;i=i+1)
  @(negedge CLK_tb);
   /* (B*A)+C+CIN */ /* 7 */
 A_tb=4; B_tb=1; C_tb=2; D_tb=1; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0; OPMODE_tb[1]=0; OPMODE_tb[0]=1; OPMODE_tb[3]=1; OPMODE_tb[2]=1; OPMODE_tb[4]=0; OPMODE_tb[5]=1; OPMODE_tb[6]=0; OPMODE_tb[7]=0;
  for(i=0;i<4;i=i+1)
  @(negedge CLK_tb);
  A_tb=1; B_tb=3; C_tb=4; D_tb=2; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0;
 \texttt{OPMODE\_tb[1]=0; OPMODE\_tb[0]=0; OPMODE\_tb[3]=1; OPMODE\_tb[2]=1; OPMODE\_tb[4]=1; OPMODE\_tb[5]=1; OPMODE\_tb[6]=0; OPMODE\_tb[7]=0; OPMODE\_tb[0]=0; OPMODE\_tb
  for(i=0;i<4;i=i+1)
   @(negedge CLK_tb);
   /* CIN */ /* 1 */
A_tb=2; B_tb=10; C_tb=5; D_tb=4; PCIN_tb=1; CARRYIN_tb=1; BCIN_tb=0; OPMODE_tb[1]=0; OPMODE_tb[0]=0; OPMODE_tb[0]=0; OPMODE_tb[2]=0; OPMODE_tb[4]=1; OPMODE_tb[5]=1; OPMODE_tb[6]=0; OPMODE_tb[7]=0;
for(i=0;i<4;i=i+1)
```

Figure 8: Testbench Part2

```
@(negedge CLK_tb);

/* PCIN+CIN */ /* 5 */

A_tb=7; B_tb=3; C_tb=4; D_tb=1; PCIN_tb=4; CARRYIN_tb=1; BCIN_tb=0;

OPMODE_tb[1]=0; OPMODE_tb[0]=0; OPMODE_tb[3]=0; OPMODE_tb[2]=1; OPMODE_tb[4]=1; OPMODE_tb[5]=1; OPMODE_tb[6]=0; OPMODE_tb[7]=0;

for(i=0;i<4;i=i+1)

@(negedge CLK_tb);

/* P+CIN */ /* 6 ,7 , 8 , 9 */

A_tb=2; B_tb=3; C_tb=2; D_tb=6; PCIN_tb=2; CARRYIN_tb=1; BCIN_tb=0;

OPMODE_tb[1]=1; OPMODE_tb[0]=0; OPMODE_tb[3]=0; OPMODE_tb[2]=0; OPMODE_tb[4]=1; OPMODE_tb[5]=1; OPMODE_tb[6]=0; OPMODE_tb[7]=0;

for(i=0;i<4;i=i+1)
    @(negedge CLK_tb);

$$

$$stop;
end

endmodule
```

Figure 9: Testbench Part3

3 Do File

```
vlib work
vlog DSP.v DSP_tb.v
vsim -voptargs=+acc work.DSP_tb
add wave *
run -all
```

Figure 10: Do file

4 Waveform

4.1 Waveform for input – output ports




Figure 11: Waveform of input- Output Port

4.2 Waveform for internal signals




Figure 12: Waveform of internal Signals in the Design

5 Vivado Design Flow

5.1 Elaboration




Figure 13: Elaborated Design Schematic

5.2 Time constraints

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
```

Figure 14: Time constraints File

5.3 Synthesis

5.3.1 Synthesis Schematic




Figure 15: Synthesis Schematic

5.3.2 Detailed Schematic




Figure 16: DSP48E1 block in FPGA used to Synthesis the Design

5.3.3 Synthesis Timing Report




Figure 17: Timing report in synthesis stage

5.3.4 Synthesis Utilization Report




Figure 18: Utilization report in synthesis stage

5.4 Implementation

5.4.1 Implementation Device




Figure 19: Design implemented on FPGA

5.4.2 Implementation Timing Report



Figure 20: Timing report in implementation stage

5.4.3 Implementation Utilization Report




Figure 21: Utilization report in implementation stage

6 Message Tab

6.1 Message Tab for elaborated design



Figure 22: Message Tab for elaborated design

6.2 Message Tab for Synthesized design



Figure 23: Message Tab for Synthesized design

6.3 Message Tab for implemented design



Figure 24: Message Tab for implemented design