SPI SLAVE WITH SINGLE PORT RAM PROJECT USING FPGA DESIGN FLOW Marwan Khaled Mohamed

Contents

1		Proje	ct specifications	4
2		Code	······································	5
	2.	1	Design code	5
		2.1.1	Spi code	5
		2.1.2	Ram Code	7
		2.1.3	Top module code	8
	2.	2	Testbench Code	9
				11
3		Cons	traints file	12
4		Wave	eform	13
5		Do fil	e	14
6		Vivad	lo	14
	6.	1	Elaboration	14
		6.1.1	Schematic	14
		6.1.2	Message	15
	6.	2	Synthesis	16
		6.2.1	Schematic	16
		6.2.2	Utilization report	16
		6.2.3	Timing report	17
		6.2.4	Message Tab	17
	6.	3	implementation	18
		6.3.1	Device	18
		6.3.2	Utilization report	19
		6.3.3	Timing report	19
		6.3.4	Message Tab	19

Figure 1: Block Diagram	4
Figure 2: SPi Code part1	5
Figure 3: Design Code Part2	6
Figure 4: SPI Code Part2	6
Figure 5: RAM Code	7
Figure 6: Top module Code	8
Figure 7: Testbench Part1	9
Figure 8: Testbench Part2	9
Figure 9: Testbench part3	
Figure 10: Testbench part4	
Figure 11: Testbench part5	
Figure 12: Testbench part6	
Figure 13: constraints File	
Figure 14: Waveform for memory content	
Figure 15: waveform for signals	
Figure 16: Do File	
Figure 17: Elaboration schematic	
Figure 18: Elaboration Message	
Figure 19: Schematic in Synthesis stage	
Figure 20: Utilization report in Synthesis stage	
Figure 21: time report in Synthesis stage	
Figure 22 : Message Tab in Synthesis stage	
Figure 23: Device	
Figure 24: Utilization report in implementation stage	19
Figure 25: Timing Report in implementation Stage	19
Figure 26:Message Tab in implementation Stage	19

1 Project specifications




Figure 1: Block Diagram

2 Code

2.1 Design code

2.1.1 Spi code

```
module spi(clk,rstn,MISO,MOSI,SS_n,rx_data,rx_valid,tx_data,tx_valid);
input clk,rstn,MOSI,SS_n,tx_valid;
output reg [9:0] rx_data;
output reg MISO,rx_valid;
input [7:0] tx_data;
parameter IDLE=0;
parameter CHK_CMD=1;
parameter READ_DATA=2;
parameter READ_ADD=3;
parameter WRITE=4;
reg [2:0] cs,ns;
reg read_add_data;
reg [3:0] counter;
reg rst_counter;
reg [9:0] shift_reg;
reg dummy;
always@(SS_n,cs,MOSI)begin
    case(cs)
    IDLE:begin
            if(SS_n==1)
                ns=IDLE;
                ns=CHK_CMD;
        end
    CHK_CMD:begin
                if(SS_n==1)
                    ns=IDLE;
                else if(SS_n==0 & MOSI==0)
                    ns=WRITE;
                else if(SS_n=0 & MOSI==1)
                    begin casex(read_add_data)
                    0:ns=READ ADD;
                    1:ns=READ DATA;
                    1'bx:ns=READ_ADD;
                    end
    READ_DATA:begin
                read_add_data=0;
                if(SS_n==0)
                    ns=READ_DATA;
                    ns=IDLE;
            end
    READ ADD:begin
                read_add_data=1;
```

Figure 2: SPi Code part1

Figure 4: SPI Code Part2

```
## WRITE:begin | shift_reg[9-counter]=MOSI; | counter=counter=1; | if (counter=10) | begin | counter=0; | rx_valid=1; | end | end | READ_ADD:begin | counter=0; | rx_valid=1; | if (counter=10) | begin | counter=0; | rx_data=shift_reg; | rx_valid=1; | end | counter=0; | rx_valid=1; | end | end | READ_DATA:begin | if(tx_valid=1) | begin | rx_valid=0; | rx_valid=1; |
```

page 6 of 19 August , 2024

2.1.2 Ram Code

```
module RAM(din,rx_valid,tx_valid,clk,rstn,dout);
parameter MEM_WIDTH=8;
parameter MEM_DEPTH=256;
input clk,rstn,rx_valid;
input [9:0] din;
output reg [MEM_WIDTH-1:0] dout;
output reg tx_valid;
reg [7:0] address;
reg [MEM_WIDTH-1:0] mem [MEM_DEPTH-1:0];
always @(posedge clk ) begin
         dout<=0;
              /* receive write address */
              if(rx_valid==1 && din[9:8]==2'b00)
                  address<=din[7:0];
              /* receive read address */
              else if ( rx_valid==1 && din[9:8]==2'b10)
                   address<=din[7:0];
                   tx_valid<=0;
              else if (rx_valid==1 && din[9:8]==2'b01)
                   mem[address]<=din[7:0];</pre>
              else if (rx_valid==1 && din[9:8]==2'b11)
                       dout<=mem[address];</pre>
                       tx valid<=1;
```

Figure 5: RAM Code

2.1.3 Top module code

```
module Spi_Ram(MOSI,MISO,SS_n,clk,rst_n);
input MOSI,clk,SS_n,rst_n;
output MISO;
wire [9:0] rx_data_internal;
wire rx_vaild_internal,tx_valid_internal;
wire [7:0] tx_data_internal;
spi_DUT_spi(.clk(clk),.rstn(rst_n),.MISO(MISO),.MOSI(MOSI),.SS_n(SS_n),.rx_data(rx_data_internal),.rx_valid(rx_vaild_internal),.tx_data(tx_data_internal),.tx_valid(tx_valid_internal));
RAM_DUT_RAM(.din(rx_data_internal),.rx_valid(rx_vaild_internal),.tx_valid(tx_valid_internal));
endmodule
```

Figure 6: Top module Code

2.2 Testbench Code

Figure 7: Testbench Part1

```
## define ## de
```

Figure 8: Testbench Part2

Figure 9: Testbench part3

Figure 10: Testbench part4

Figure 11: Testbench part5

```
235 //return to idle
236    rstn_tb=1; MOSI_tb=0; SS_n_tb=1;
237    @(negedge clk_tb);
238
239
240    $stop;
241    end
242
243    endmodule
```

Figure 12: Testbench part6

3 Constraints file

Figure 13: constraints File

4 Waveform




Figure 14: Waveform for entire Signals




Figure 15: waveform for Memory Content

5 Do file

```
1 vlib work
2 vlog spi.v RAM.v Spi_Ram.v Spi_Ram_tb.v
3 vsim -voptargs=+acc work.Spi_Ram_tb
4 add wave *
5 run -all
6 #quit -sim
```

Figure 16: Do File

6 Vivado

6.1 Elaboration

6.1.1 Schematic




Figure 17: Elaboration schematic

6.1.2 Message




Figure 18: Elaboration Message

6.2 Synthesis

6.2.1 Schematic




Figure 19: Schematic in Synthesis stage

6.2.2 Utilization report

Name 1	Slice LUTs (134600)	Slice Registers (269200)	Block RAM Tile (365)	Bonded IOB (500)	BUFGCTRL (32)
✓ N Spi_Ram	80	43	0.5	5	1
# dbg_hub (dbg_hub_CV)	0	0	0	0	0
DUT_RAM (RAM)	2	9	0.5	0	0
DUT_spi (spi)	78	34	0	0	0
₫ u_ila_0 (u_ila_0_CV)	0	0	0	0	0

Figure 20: Utilization report in Synthesis stage

6.2.3 Timing report



Figure 21: time report in Synthesis stage

6.2.4 Message Tab




Figure 22: Message Tab in Synthesis stage

6.3 implementation

6.3.1 Device




Figure 23: Device

6.3.2 Utilization report




Figure 24: Utilization report in implementation stage

6.3.3 Timing report



Figure 25: Timing Report in implementation Stage

6.3.4 Message Tab




Figure 26:Message Tab in implementation Stage