### LAP1

### **Behavioral**

```
BEGIN
     ☐ if (mode='0') THEN
23
      result<=(("0"& a) + ("0"&b));
24
25
       sum<=result(3 downto 0);</pre>
26
     -c out<=result(4);
27
     ⊟else
28
      result<=(("0"& a) - ("0"&b));
29
       sum<=result(3 downto 0);</pre>
30
      c out<=result(4);
31
     - END IF;
32
     - END PROCESS M1;
     END ARCHITECTURE adder_sub_beh;
33
34
```

# **Data flow**

```
1 LIBRARY IEEE;
 2 LIBRARY WORK;
 3 LIBRARY std;
 4 USE Ieee.std logic 1164.ALL;
5 USE ieee.numeric_bit.ALL;
 6 USE IEEE.std_logic_arith.all;
 7 USE IEEE.numeric std.all;
 8 USE IEEE.std_logic_signed.all;
10 ENTITY adder sub beh IS
11 PORT(a,b:IN std_logic_vector(3 downto 0);
12  mode:IN std_logic;
13 c_out:OUT std_logic;
14 sum :OUT std_logic_vector(3 downto 0));
15 END ENTITY adder_sub_beh;
16 ARCHITECTURE adder_sub_beh OF adder_sub_beh IS
17 signal result:std_logic_vector(4 downto 0);
18 □ BEGIN
20 ELSE (("0"s a) - ("0"sb));
21   sum<=result(3 downto 0);</pre>
22 c_out<=result(4);
23 END ARCHITECTURE adder_sub_beh;
24
```

### **Structural**

```
Ln#
      ENTITY full adder IS
    □ PORT(a,b,mode:IN bit;
     c_out, sum: OUT bit);
 3
 4 END ENTITY full adder;
 5
 6
     ARCHITECTURE full adder OF full adder IS
 7 🛱 BEGIN
 8 pl:process(a,b,mode) IS
9
     BEGIN
10
     sum<= a XOR b XOR mode;
11
     c out <= (a AND b) OR (mode AND (a XOR b));
     END PROCESS pl;
12
13
14
     END ARCHITECTURE full adder;
15
```

```
1 LIBRARY IEEE;
2 LIBRARY WORK;
3 LIBRARY std;
 4 USE IEEE.STD LOGIC 1164.ALL;
 5 USE ieee.numeric bit.ALL;
 6 USE IEEE.std logic arith.all;
 7
     USE IEEE.numeric_std.all;
 8
     USE IEEE.std logic signed.all;
9
10 ENTITY adder_sub_struct IS
11 PORT(a,b:IN bit vector(3 downto 0);
12
           mode: IN bit;
13
           c out:OUT bit;
14 | sum :OUT bit_vector(3 downto 0));
15
    END ENTITY adder sub struct;
16
17 ARCHITECTURE adder sub struct OF adder sub struct IS
18
```

```
ARCHITECTURE adder sub struct OF adder sub struct IS
 17
 18
 19 COMPONENT add sub 1bit IS
 20 PORT(a,b,mode:IN bit;
 21
               c out, sum: OUT bit);
 22 - END COMPONENT add sub lbit;
 23 FOR ALL: add sub 1bit USE ENTITY WORK.add sub 1bit (add sub 1bit);
      SIGNAL carry :bit vector(3 downto 0);
 24
 25
      SIGNAL x :bit_vector(3 downto 0);
 26
       BEGIN
 27
      x(0)<=b(0) XOR mode;
 28
      x(1)<=b(1) XOR mode;
 29
      x(2)<=b(2) XOR mode;
30 | x(3)<=b(3) XOR mode;
26
     BEGIN
27
      x(0) <=b(0) XOR mode;
28
     x(1)<=b(1) XOR mode;
29
     x(2)<=b(2) XOR mode;
30
     x(3)<=b(3) XOR mode;
31
     bit3:add sub lbit
     PORT MAP(a(0),x(0) ,mode,carry(0),sum(0));
32
33
      bit2:add sub lbit
     PORT MAP(a(1),x(1) ,carry(0),carry(1),sum(1));
34
35
      bitl:add sub lbit
      PORT MAP(a(2),x(2) ,carry(1),carry(2),sum(2));
36
37
      bit0:add sub lbit
38
      PORT MAP(a(3),x(3),carry(2),carry(3),sum(3));
39
      c_out<=carry(3);
40
41
42 END ARCHITECTURE adder sub struct;
```

```
in1= 1100 in2= 0111 time= 10 ns out= 0011 carry= 1 mode= 0 in1= 1011 in2= 0001 time= 20 ns out= 1010 carry= 0 mode= 1 in1= 0101 in2= 0010 time= 30 ns out= 0011 carry= 0 mode= 1
```

File Edit Format View Help 1100 0111 0 1011 0001 1 0101 0010 1

## Adder\_sub\_tb


```
1 USE std.textio.ALL;
2 LIBRARY IEEE;
3 LIBRARY WORK;
4 LIBRARY std;
5 USE IEEE.STD_LOGIC_1164.ALL;
   USE ieee.numeric_bit.ALL;
USE IEEE.std_logic_arith.all;
8  USE IEEE.numeric_std.all;
9 USE IEEE.std logic signed.all;
10
11 FENTITY add sub tb IS
12 END ENTITY add_sub_tb ;
13
14 PARCHITECTURE add_sub_tb OF add_sub_tb IS
15
16 COMPONENT adder sub beh IS
17
18 PORT(a,b:IN std_logic_vector(3 downto 0);
19
    mode:IN std_logic;
    c out:OUT std logic;
```

```
18 PORT(a,b:IN std logic vector(3 downto 0);
     mode: IN std logic;
19
    c_out:OUT std_logic;
20
21
    - sum :OUT std logic vector(3 downto 0));
    END COMPONENT;
22
23
24 FOR dut: adder sub beh USE ENTITY WORK.adder sub beh (adder sub beh);
25
    SIGNAL a,b:std logic vector(3 downto 0);
26
     SIGNAL mode:std logic;
27
28
     SIGNAL sum:std logic vector(3 downto 0);
     SIGNAL c_out:std_logic;
29
30
     BEGIN
31
     dut: adder sub beh PORT MAP(a,b,mode,c out,sum);
32 pr: PROCESS IS
     FILE vectors f: text OPEN read mode IS "E:\test vectors.txt";
33
34
     FILE results f: text OPEN write mode IS "E:\test results.txt";
35
     VARIABLE ln file: line;
    VARIABLE mode_t: std_logic;
36
```

```
AVIVIADDE THTTTE: TIME:
36  VARIABLE mode_t: std_logic;
    VARIABLE c_out_t: std_logic;
38
     VARIABLE a x,b x: std logic vector(3 downto 0);
39
    VARIABLE sum t: std logic vector (3 downto 0);
40
41
     VARIABLE out file: line;
42
43
44 DWHILE NOT endfile (vectors_f) LOOP
45 READLINE (vectors f, ln file);
46 READ (ln file, a x);
47
   READ (ln file, b x);
48
    READ (ln file, mode t);
49
50
    -- writing varible in a,b signal
51
52
     a \le a x;
53
     b \le b x;
    mode<=mode t;
```

```
--now we get result
    Wait for 10 ns;
56
57
     c out t:=c out;
58
    sum t:=sum;
    write(out_file,string'(" in1= "));
60
    write(out file,a x);
61
    write(out file,string'(" in2= "));
62
    write(out file,b x);
    write(out file,string'(" time= "));
63
    write(out file, now);
64
65
    write(out file,string'(" out= "));
66
    write(out file, sum t);
67
    write(out file,string'(" carry= "));
68
    write(out file,c out t);
    write(out file,string'(" mode= "));
70
    write (out file, mode t);
    writeline (results f, out file);
```

```
-END LOOP;
WAIT;
-END PROCESS;
END ARCHITECTURE;
```



ne care ronnue view ricip

in1= 1100 in2= 0111 time= 10 ns out= 0011 carry= 1 mode= 0 in1= 1011 in2= 0001 time= 20 ns out= 1010 carry= 0 mode= 1 in1= 0101 in2= 0010 time= 30 ns out= 0011 carry= 0 mode= 1

# test\_vectors.txt - Notepad File Edit Format View Help 100 0111 0 1011 0001 1 0101 0010 1