

Continuo on lap2


PISO Schmatic




SIPO schem



Fsm2



<u>Divide by 2,4,8,16</u>



Fsm2_style

```
input reset, go, clk,
 output reg op
 );
 localparam A=3'b000;
 localparam B=3'b001;
 localparam C=3'b010;
 localparam D=3'b011;
 localparam E=3'b100;
 localparam F=3'b101;
 localparam G=3'b110;
 localparam H=3'b111;
 reg [2:0] next_state,present_state;
 always@(posedge clk)
begin
 if (reset)
 present_state<=0;
 else
```

```
21
22
     present_state<=next_state;
23
    end
24
25
    always@*
26 🛱 begin
28
    A:
29 🛱 begin
30
            if (go)
31
            next state=B;
32
            else
33
            next state=A;
34
   end
35
    B:
36
   □ begin
37
            if (go)
38
            next_state=B;
39
            else
```

```
40 end
             next_state=C;
    C:
 43
        begin
 44
              if(go)
 45
              next_state=D;
 46
              else
 47
              next_state=A;
    D:
 48
          end
 49
 50
        begin
 51
             if(go)
 52
              next_state=E;
 53
 54
              next_state=C;
    E:
 55
          end
 56
 57
          begin
 58
             if(go)
 59
              next_state=B;
```

```
59
               next_state=B;
60
              else
61
               next_state=F;
62
          end
      F:
63
64
    阜
        begin
65
              if(go)
               next_state=G;
66
67
              else
68
               next_state=A;
69
          end
70
      G:
71
     白
          begin
72
              if(go)
73
               next_state=E;
74
              else
75
               next_state=H;
76
          end
77
      H:
    中
78
         begin
```

```
79
             if(go)
80
              next_state=D;
81
             else
82
              next state=A;
83
         end
84
     default:
85 🛱 begin
86
      next_state=present_state;
87
      present_state=A;
88
     end
89
     endcase
90
     - end
91
92
     always@*
93 🛱 begin
94
95 | case (present_state)
96
      A:op=0;
97
      B:op=0;
98
      C:op=0;
        D:op=0;
 99
        E:op=0;
 100
 101
       F:op=0;
 102
        G:op=0;
 103
        H:op=1;
 104
       - endcase
 105
 106
       end
 107
 108
       endmodule
```

Edit for fifo code

```
input clk, rst, en w, en r,
      input [31:0]data in,
      output reg full_flag,empty_flag,
4
5
      output reg [7:0]data_out
6
7
8
      reg [31:0] mem[0:7];
9
     integer i;
10
11
     reg [2:0] write_pointer,read_pointer,count;
12
13
     always@(posedge clk)
14 🛱 begin
15
     if (rst)
16 begin
17 for(i=0;i<8;i=i+1)
18 🖨 begin
19
             mem[i]<='b0;
    - end
20
21
             empty flag<=1;
```

```
empty flag<=1;
22
            full flag<=0;
23
            write pointer<=0;
24
            read pointer<=0;
25
            data out<=0;
     count<=0;
26
27
28
    else if (en_w && !full_flag && count<8) //logically *********
29
30 🛱 begin
32
     write pointer <= write pointer +1;
33
    if (count==7)
34 🛱 begin
35
     empty_flag<=0;
36
     full flag<=1;
37
     - end
38
     else
```

```
40 🛱 begin
      count=count+1;
41
42
     empty_flag<=0;
     full_flag<=0;
43
44
     end
45
46
     end
47
     else if(en_r && !empty_flag && count>=0)
48
49 🛱 begin
     data_out<=mem[read_pointer];</pre>
50
51
      mem[read_pointer]<='b0;</pre>
     read_pointer<=read_pointer+1;
52
53
     if (count==3'b000)
54 🛱
            begin
            empty_flag<=1;
55
56
            full_flag<=0;
            end
57
58
59
        else
60
61
                begin
                 count=count-1;
 62
                empty_flag<=0;</pre>
63
64
                full_flag<=0;
65
                end
 66
67
       end
68
       end
69
70
      endmodule
```