
report

half adder and fall adder

```
module half_adder(
input a,b,
output sum,carry
);
assign sum=a^b;
assign carry=a&b;
endmodule
```

```
C:/Users/marrw/Desktop/adder/full_adder.v - Default *
  Ln#
   1 □ module full adder(
   2
         input a,b,cin,
   3
         output sum, carry out
        -);
   4
   5
         wire s_a, carry_tl, carry_t2;
         half_adder HAl(.a(a),.b(b),.sum(s_a),.carry(carry_tl));
         half_adder HA2(.a(s_a),.b(cin),.sum(sum),.carry(carry_t2));
   7
   8
         assign carry_out=carry_t1|carry_t2;
   9
  10
  11
        endmodule
  12
```




counter


```
module counter#(parameter n=4)(
    input mode,clk,reset,
    output reg [n-1:0]q
-);


always@(posedge clk,posedge reset)

begin
    if(reset)
    q<=0;
    //for l is up and 0 is down
    else if(mode)
    q<=q+1;
    else
    q<=q-1;
    -end
-endmodule</pre>
```

```
module counter_tb();
           parameter n=8;
            reg clk=0, reset, mode;
            wire[n-1:0]q;
           \texttt{counter} \ \# ( .\, \texttt{n} \, ( \texttt{n} ) \, ) \, \texttt{CA} \ \ ( .\, \texttt{clk} \, ( \texttt{clk} ) \, , \, .\, \texttt{reset} \, (\texttt{reset}) \, , \, . \texttt{mode} \, (\texttt{mode}) \, , \, .\, \texttt{q} \, ( \texttt{q} ) \, ) \, ;
           always #10 clk=~clk;
        initial begin
           mode=1;//up
           reset=1'b1;
10
            #10;
           reset=0;
11
12
            #100;
13
            mode=0;
14
           #100;
15
           mode=01;
16
           #300;
17
18
           end
19
20
         endmodule
21
```








<u>decoder</u>

```
C:/Users/marrw/Desktop/decoderr/decoder_tb.v (/decoder_tb) - Default *
                                                                                                                  [ • • 18 ns •]
  Ln#
   1 F module decoder_tb();
  2 reg [2:0]s;
  3 reg en;
       wire [7:0]d;
        decode decoder(.en(en),.s(s),.d(d));
   6 pinitial begin
        en=0;
   9
         #10;
  10
         en=1;
  11
         #10;
  12
13
         s=3'b010;
         #5;
  14
15
         s=3'b000;
  16
17
18
         s=3'b100;
         $finish;
        end
  19
        endmodule
  20
```



memory

```
C:/Users/marrw/Desktop/memory/memory.v (/memory_tb/memory1) - Default :
  Ln#
                                                                                                                                                    te ■ Now →
           module memory(
input clk,rst,en_w,en_r,
           input [7:0]data_in,
input [2:0]address,
           output reg full_flag,empty_flag,
output reg [7:0]data_out
-);
           reg [7:0] mem[0:7];
  10
11
12
13
14
15
16
17
18
19
20
           integer i,j;
           integer counter=0;
           always@(posedge clk or posedge rst)
begin
        begin
if (rst)
begin
           for(i=0;i<8;i=i+1)
             begin
                        d an
      for(i=0;i<8;i=i+1)

| begin
                                                                                                                                                   E MOM Z
19
20
21
22
                   mem[i]<='b0;
            end
23
24
25
26
27
28
29
30
31
32
33
34
35
36
                   empty_flag=1;
         end
          else if(en_w)
       begin
         mem[address]<=data_in;
counter<=counter+1;</pre>
          end
         else if(en_r)
       begin
         data_out<=mem[address];</pre>
          counter <= counter -1;
          end
37
38
         $display("at time $0t there is no read or write", $time);
      else
      $display("at time %0t there is no read or write", $time);
      if(counter==8)
      full_flag=1;
      else if(counter==0)
empty_flag=1;
      else if (counter>0)
      empty_flag=0;
      else
      $display("not empty not full");
      end
    endmodule
        module memory_tb();
reg clk=0,rst,en_w,en_r;
reg [7:0]data_in;
reg [2:0]address;
           wire full_flag,empty_flag;
         integer i=0;
         always #5 clk=~clk;
  10
11
12
13
14
15
16
17
18
19
20
           rst=1;
           en_w=0;
en_r=0;
           #30;
           rst=0;
           #10;
en w=1;
           for(i=0;i<8;i=i+1)
         begin
```

```
begin
address=1;
data_in=1;
#il2;
data_in=1;
#il2;
data_in=1;
#il2;

for(i=0;i<8;i=i+1)

begin
address=1;
data_out=mem[address];
#il2;
end

data_out=mem[address];
#il2;
end

#il2;
end

#il2;
#i
```

8000000

0 11 12 13 14 15 16 17 10

concatination

■ Wave × memory_tb.v × memory.v ×

```
Wave - Default =
                                Msgs
                                      1011
                       4b1011
 +- /conc/seq2
                       4'b0011
                                      0011
 +- /conc/seq3
                       4b1010
                                      1010
 -/-/ /conc/result
                                      11101010
                       8'b11101010
                       2'b10
 +- /conc/result1
                                      10
100 ns
```

```
C:/Users/marrw/Desktop/example 5/conc.v - Default
                                                                                                                [ 0 0 ns ] →
  Ln#
      module conc();
        reg[3:0]seq1=4'b1011,seq2=4'b0011,seq3=4'b1010;
        reg [7:0]result;
        reg [1:0]result1;
  5
        always@*
       begin
  8
        result1=seq1[3:2]&seq2[1:0];
  9
        result={{2{resultl[1]}},{resultl,seq3}};
  10
  11
  12
        end
  13
  14
        endmodule
  15
```

gates

```
C:/Users/marrw/Desktop/gates/gates.v - Default
                                                                                             = + ₽ X
                                                                                         Ye ■ Now →
  Ln#
  1 pmodule gates
  2
      input a,b,c,
       output d,f
   4
       H);
   5
   6
      wire s1,s2,s3;
      assign s1=b^c;
   8
       assign s2=!b & c;
  9
       assign d=a^s1;
       assign s3=a & !s1;
  10
  11
       assign f=s2&s3;
  12
  13
  14
      endmodule
 15
```

```
1 pmodule gates_ff(
    input a,b,c,clk,
3
    output reg d,f
4
    h);
5
6
7
    reg sl,s2;
8
    wire s3;
10 assign s3=!sl &a;
11 always@(posedge clk)
12 🛱 begin
13
     sl =b^c;
     s2<= !b & c;
14
15
     d<=a^s1;
16
     f<=s2|s3;
```

```
| woolyn oo-.ol wu,
11 | always@(posedge clk)
    ₿ begin
13
      sl<⊨b^c;
      s2<= !b & c;
15
     d<=a^sl;
16
     f<=s2|s3;
17
     end
18
19
     endmodule
20
```

<u>alu</u>

```
C:/Users/marrw/Desktop/alu/alu.v - Default * ==
  Ln#
      module alu(
        input [2:0]a,b,
   3
        input clk,
   4
        input[3:0]opcode,
        output reg [5:0]result
       always@(posedge clk)
   8 | begin
   9
      case (opcode)
       4'b0000:result<=a+b;
       4'b0001:result<=a*b;
  11
  12
       4'b0011:result<=a&b;
       4'b0100:result<=a|b;
  13
        4'b0101:result<=a^b;
  14
        4'b0110:result<=~(a&b);
  15
        4'b0111:result<=~(a|b);
  16
        4'b1000:result<=~(a^b);
  17
        4'b1001:result<=a<<1;
  18
        Ath1010.rom1+/-5001.
```

```
10
    4'b0000:result<=a+b;
11
     4'b0001:result<=a*b;
12
     4'b0011:result<=a&b;
13
     4'b0100:result<=a|b;
     4'b0101:result<=a^b;
14
15
     4'b0110:result<=~(a&b);
16
     4'b0111:result<=~(a|b);
     4'b1000:result<=~(a^b);
17
18
     4'b1001:result<=a<<1;
19
     4'b1010:result<=a>>1;
20
     4'b1011:result<={a,b};
21
     default:$display("at time=%0t opcode is =%0d thats not valid code",$time,opcode);
22
    endcase
    - end
23
24
    L endmodule
O.E.
```

```
Ln#
     module alu_tb();
      reg [2:0]a,b;
      reg clk=0;
      reg[3:0]opcode;
 5
      wire [6:0]result;
      alu al(.a(a),.b(b),.clk(clk),.opcode(opcode),.result(result));
      always #10 clk=~clk;
    initial begin
9
      a=3'b101;
10
      b=3'b011;
11
      #10;
12
       opcode=3;
13
       #15;
14
       opcode=2;
15
      #15;
16
      opcode=15;
17
      #15;
18
      $finish;
19
      end
20
     endmodule
21
```

