


## report

### half adder and full adder

```
1  module half_adder(  
2      input a,b,  
3      output sum,carry  
4  );  
5      assign sum=a^b;  
6      assign carry=a&b;  
7  
8  endmodule  
9
```

C:/Users/marrw/Desktop/adder/full\_adder.v - Default \*

Ln#	
1	module full_adder( 2      input a,b,cin, 3      output sum,carry_out 4  ); 5      wire s_a,carry_t1,carry_t2; 6      half_adder HA1(.a(a),.b(b),.sum(s_a),.carry(carry_t1)); 7      half_adder HA2(.a(s_a),.b(cin),.sum(sum),.carry(carry_t2)); 8      assign carry_out=carry_t1 carry_t2; 9 10 11  endmodule 12



## counter

```

module counter#(parameter n=4)(
  input mode,clk,reset,
  output reg [n-1:0]q
);



always@(posedge clk,posedge reset)
begin
  if(reset)
    q<=0;
  //for 1 is up and 0 is down
  else if(mode)
    q<=q+1;
  else
    q<=q-1;
end
endmodule


```

```

1 module counter_tb();
2   parameter n=8;
3   reg clk=0,reset,mode;
4   wire[n-1:0]q;
5   counter #(n(n))CA (.clk(clk),.reset(reset),.mode(mode),.q(q));
6   always #10 clk=~clk;
7   initial begin
8     mode=1;//up
9     reset=1'b1;
10    #10;
11    reset=0;
12    #100;
13    mode=0;
14    #100;
15    mode=01;
16    #300;
17    $finish;
18  end
19 endmodule
20
21

```






## decoder

```

C:/Users/marw/Desktop/decoderr/decoder_tb.v (/decoder_tb) - Default *
Ln#
1 module decoder_tb();
2   reg [2:0]s;
3   reg en;
4   wire [7:0]d;
5   decode decoder(.en(en),.s(s),.d(d));
6   initial begin
7     en=0;
8
9     #10;
10    en=1;
11    #10;
12    s=3'b010;
13    #5;
14    s=3'b000;
15    #5;
16    s=3'b100;
17    $finish;
18  end
19 endmodule
20

```



memory

```

C:/Users/marrw/Desktop/memory/memory.v (/memory_tb/memory1) - Default
Ln#
1 module memory(
2   input clk,rst,en_w,en_r,
3   input [7:0]data_in,
4   input [2:0]address,
5   output reg full_flag,empty_flag,
6   output reg [7:0]data_out
7 );
8
9   reg [7:0] mem[0:7];
10  integer i,j;
11
12
13  integer counter=0;
14  always@(posedge clk or posedge rst)
15  begin
16    if(rst)
17    begin
18
19      for(i=0;i<8;i=i+1)
20      begin

```

```

Ln#
19    for(i=0;i<8;i=i+1)
20    begin
21      mem[i]<='b0;
22    end
23    empty_flag=1;
24  end
25
26  else if(en_w)
27  begin
28    mem[address]<=data_in;
29    counter<=counter+1;
30  end
31
32  else if(en_r)
33  begin
34    data_out<=mem[address];
35    counter<=counter-1;
36  end
37  else
38    $display("at time %0t there is no read or write", $time);

```

```

end
else
$display("at time %0t there is no read or write", $time);

if(counter==8)
full_flag=1;
else if(counter==0)
empty_flag=1;
else if (counter>0)
empty_flag=0;
else
$display("not empty not full");
end

endmodule

```

```


1 module memory_tb();
2   reg clk=0,rst,en_w,en_r;
3   reg [7:0]data_in;
4   reg [2:0]address;
5   wire full_flag,empty_flag;
6   wire [7:0]data_out;
7   memory1(.clk(clk),.rst(rst),.en_w(en_w),.en_r(en_r),.data_in(data_in),
8     .address(address),.full_flag(full_flag),.empty_flag(empty_flag),.data_out(data_out));
9   integer i=0;
10  always #5 clk=~clk;
11  initial begin
12    rst=1;
13    en_w=0;
14    en_r=0;
15    #30;
16    rst=0;
17    #10;
18    en_w=1;
19    for(i=0;i<8;i=i+1)
20    begin

```


```

19 101(1-0,1-0,1-17);
20 begin
21   address=i;
22   data_in=i;
23   #12;
24 end
25
26 for(i=0;i<8;i=i+1)
27 begin
28   address=i;
29   data_out=mem[address];
30   #12;
31 end
32 end
33
34 endmodule
35

```



concatination



```

C:/Users/marrw/Desktop/example 5/conc.v - Default
Ln#
1 module conc();
2   reg[3:0] seq1=4'b1011, seq2=4'b0011, seq3=4'b1010;
3   reg [7:0] result;
4   reg [1:0] result1;
5   always@*
6   begin
7
8     result1=seq1[3:2]&seq2[1:0];
9     result={2[result1[1]], {result1, seq3}};
10
11
12   end
13
14
15 endmodule

```

gates



```
C:/Users/marw/Desktop/gates/gates.v - Default
Ln#
1 module gates(
2   input a,b,c,
3   output d,f
4 );
5
6   wire s1,s2,s3;
7   assign s1=b^c;
8   assign s2=!b & c;
9   assign d=a^s1;
10  assign s3=a & !s1;
11  assign f=s2&s3;
12
13
14 endmodule
15
```

```
1 module gates_ff(
2   input a,b,c,clk,
3   output reg d,f
4 );
5
6
7   reg s1,s2;
8   wire s3;
9
10  assign s3=!s1 & a;
11  always@(posedge clk)
12  begin
13    s1<=b^c;
14    s2<= !b & c;
15    d<=a^s1;
16    f<=s2&s3;
17  end
```

```

10 assign op = op1 & op2;
11 always@(posedge clk)
12 begin
13     s1<=b^c;
14     s2<= !b & c;
15     d<=a^s1;
16     f<=s2|s3;
17 end
18
19 endmodule
20

```

## alu

```

C:/Users/marrr/Desktop/alu/alu.v - Default *
Ln#
1 module alu(
2     input [2:0]a,b,
3     input clk,
4     input[3:0]opcode,
5     output reg [5:0]result
6 );
7     always@(posedge clk)
8     begin
9         case(opcode)
10            4'b0000:result<=a+b;
11            4'b0001:result<=a*b;
12            4'b0011:result<=a&b;
13            4'b0100:result<=a|b;
14            4'b0101:result<=a^b;
15            4'b0110:result<=~(a&b);
16            4'b0111:result<=~(a|b);
17            4'b1000:result<=~(a^b);
18            4'b1001:result<=a<<1;
19            4'b1010:result<=a>>1;

```

```

10 4'b0000:result<=a+b;
11 4'b0001:result<=a*b;
12 4'b0011:result<=a&b;
13 4'b0100:result<=a|b;
14 4'b0101:result<=a^b;
15 4'b0110:result<=~(a&b);
16 4'b0111:result<=~(a|b);
17 4'b1000:result<=~(a^b);
18 4'b1001:result<=a<<1;
19 4'b1010:result<=a>>1;
20 4'b1011:result<={a,b};
21 default:$display("at time=%0t opcode is =%0d thats not valid code",$time,opcode);
22 endcase
23 end
24 endmodule

```

```

Ln#
1 module alu_tb();
2 reg [2:0]a,b;
3 reg clk=0;
4 reg[3:0]opcode;
5 wire [6:0]result;
6 alu al(.a(a),.b(b),.clk(clk),.opcode(opcode),.result(result));
7 always #10 clk=~clk;
8 initial begin
9 a=3'b101;
10 b=3'b011;
11 #10;
12 opcode=3;
13 #15;
14 opcode=2;
15 #15;
16 opcode=15;
17 #15;
18 $finish;
19 end
20 endmodule
21

```

