
<u>Lap2</u>

Gray to binary




```
Ln#
     pmodule d_ff(
 2
       input d,clk,reset,
 3
       output reg q
 4
      -);
 5
       //syn
       always@(posedge clk)
 6
     p begin
 8
       if(reset)
 9
       q<=0;
10
       else
11
       q<=d;
12
      - end
13
14
      L endmodule
15
```

```
module gray(
1
2
      input [2:0]b,
 3
      input clk, reset,
 4
      output [2:0]g
 5
     -);
 6
7
      d_ff d2(.d(b[2]),.clk(clk),.reset(reset),.q(g[2]));
      d_ff dl(.d(b[2]^b[1]),.clk(clk),.reset(reset),.q(g[1]));
8
9
      d_ff d0(.d(b[0]^b[1]),.clk(clk),.reset(reset),.q(g[0]));
10
11
12
     endmodule
13
```

```
pmodule gray_tb();
      reg [2:0]b;
 3
      reg clk=0, reset;
      wire [2:0]g;
 5
      gray modulel(.b(b),.clk(clk),.reset(reset),.g(g));
      always#5 clk=~clk;
 7
    initial begin
 8
      reset=1;
 9
      #25;
10
      reset=0;
11
      b=3'b000;
12
      #10;
13
      b=3'b001;
14
      #10;
15
      b=3'b010;
16
       #10;
17
       b=3'b011;
18
       #10;
19
      b=3'b100;
20
      #10;
```


```
21
      b=3'b101;
22
       #10;
23
       b=3'b110;
24
       #10;
25
       b=3'b111;
26
       #10;
27
       $stop;
28
29
      - end
30
```



PISO

```
C:/Users/marrw/Desktop/lap2/piso.v (/piso_tb/p1) - Default _____
                                                                                                           [ • 92 ns →
  input selctor, rst, clk,
  3
  4
        output serial_out
       //internal_register
   6
        reg [3:0]data_come;
        always@(posedge clk)
  9 🛱 begin
  10
       if (rst)
        data_come<=0;
  11
  12
       //sel=1 --->load
        else if(selctor)
  13
  14
        data_come<=data_in;
  15
        else
  16
        data_come<=data_come>>1;
  18
        assign serial_out=data_come;
       endmodule
  19
```

```
[ • 92 ns → •
Ln#
      module piso_tb();
  1
        reg [3:0]data_in;
        reg selctor,rst,clk=1;
       wire serial_out;
      piso pl(.data_in(data_in),.selctor(selctor),.rst(rst)
        ,.clk(clk),.serial_out(serial_out));
        always #10 clk=~clk;
     initial begin data_in=4'b1011;
 10
        rst=1;
 11
        #10;
 12
13
14
15
        rst=0;
        #10;
        selctor=1;
        #10;
16
17
        selctor=0;
        #50;
end
 18
 19
        endmodule
```



SIPO

```
Ln#
 1
     module d ff(
 2
       input d, clk, reset,
 3
      output reg q
 4
 5
      //syn
 6
      always@(posedge clk)
 7
     □ begin
 8
      if (reset)
9
      q<=0;
10
      else
11
      q<=d;
12
      - end
13
14
     - endmodule
15
```

```
Y Now □ Now
Ln#
 1 pmodule sipo(
 2
     input serial in,
 3
     input rst, clk,
     output [3:0]serial out
 4
 5
    F);
     //internal register
 6
     d_ff d1(.d(serial_in),.clk(clk),.reset(rst),.q(serial_out[0]));
 8
     d ff d2(.d(serial out[0]),.clk(clk),.reset(rst),.q(serial out[1]));
 9
     d ff d3(.d(serial out[1]),.clk(clk),.reset(rst),.q(serial out[2]));
10
     d ff d4(.d(serial out[2]),.clk(clk),.reset(rst),.q(serial out[3]));
11
12
    L endmodule
13
```

```
1 pmodule sipo_tp();
    reg serial in;
     reg rst, clk=0;
     wire [3:0]serial out;
5
6
    sipo s1(.serial in(serial in),.rst(rst),.clk(clk),.serial out(serial out));
8
    always #5 clk=~clk;
10 pinitial begin
11 | rst=1;
     #10;
12
     rst=0;
13
    serial_in=1;
14
```

```
[tel ■ Now | tel | tel
Ln#
14
     serial in=1;
15
      #10;
     serial_in=0;
16
17
      #10;
18
      serial_in=1;
19
      #10;
20
     serial_in=1;
21
     #5;
22
     $stop;
23
24 -end
25
26 endmodule
27
```



FSM


```
module fsm(
2
      input reset, taken, clk,
3
      output reg predict
4
     H);
5
      localparam A=2'b00;
6
      localparam B=2'b01;
7
      localparam C=2'b10;
8
      localparam D=2'b11;
9
      reg [1:0] next state, present state;
10
      always@(posedge clk)
    begin 🛱
11
12
      if (reset)
13
      present_state<=0;
14
      else
15
      present_state<=next_state;
     - end
16
17
      always@(*)
18
    🛱 begin
19
    case (present_state)
20
     A:
```


```
20
      A:
21
         begin
22
                if(taken==1)
23
     阜
                begin
24
                next_state=A;
25
                predict=1'b1;
26
                end
27
                else
28
                begin
29
                next state=B;
30
                predict=1'b1;
31
                 end
32
        end
33
      В:
34
        begin
                if (taken==1)
35
36
                begin
37
                next_state=A;
38
                 predict=1'b1;
39
                 end
```

```
39
                end
40
               else
41
               begin
42
               next_state=C;
43
                predict=1'b0;
44
                end
45
       end
46
      C:
          begin
47
48
               if(taken==1)
49
               begin
50
               next_state=D;
51
                predict=1'b0;
52
               end
53
               else
54
                begin
55
               next_state=C;
56
               predict=1'b0;
57
                end
58
      end
```

```
ena
     - end
58
59
     D:
60
    中
          begin
61
               if(taken==1)
62
     中
               begin
63
                next_state=A;
64
               predict=1'b1;
65
                end
66
               else
67
               begin
68
               next_state=C;
69
                predict=1'b0;
70
                end
71
           end
72
     default:
73
    □ begin
74
      next_state=present_state;
75
      present_state=A;
76
      end
```

```
module fsm tb();
2
      reg reset, taken, clk=0;
3
      wire predict;
 4
      fsm module1(.reset(reset),.clk(clk),.taken(taken),.predict(predict));
 5
      always#7 clk=~clk;
    initial begin
 6
 7
      reset=1;
8
      #20;
9
      reset=0;
10
      taken=0;
11
      #10;
12
      taken=0;
13
      #10;
14
      taken=1;
15
      #10;
16
      taken=1;
17
      #10;
18
      taken=0;
19
      #10;
20
      taken=0;
20
            taken=0;
21
            #10;
22
            taken=0;
```





FSM₂

```
C:/Users/marrw/Desktop/lap2/fsm2.v (/fsm2_tb/module1) - Default
                                                                                                                       1€ ● 80
  Ln#
       module fsm2(
         input reset, go, clk,
         output reg op
   3
        -);
   5
         localparam A=3'b000;
         localparam B=3'b001;
         localparam C=3'b010;
   8
   9
        localparam D=3'b011;
         localparam E=3'b100;
  10
  11
        localparam F=3'b101;
  12
         localparam G=3'b110;
  13
        localparam H=3'b111;
  14
  15
         reg [2:0] next_state,present_state;
  16
  17
         always@(posedge clk)
       begin
  18
      if (reset)
  19
 20
        present_state<=0;
 21
 22
        present_state<=next_state;
 23
       end
 24
25
26
       always@*
      begin

| case (present_state)
 27
28
      A:
 29
         begin
 30
               if(go)
 31
                begin
  32
                 next_state=B;
  33
                 op=1'b1;
  34
                end
  35
                else
 36
37
                 begin
                 next_state=A;
  38
                 op=1'b0;
```

```
42
     中
         begin
43
               if(go)
     中
44
                begin
45
                next_state=B;
46
                op=1'b0;
47
                end
48
               else
49
                begin
50
                next_state=C;
51
                op=1'b0;
52
                end
      - end
53
54
      C:
55
           begin
56
               if(go)
57
                begin
58
                next_state=D;
59
                op=1'b0;
60
                end
53
     - end
54
     C:
55
     中
           begin
56
               if(go)
57
     中
                begin
58
                next_state=D;
59
                op=1'b0;
60
                end
61
               else
62
               begin
     阜
63
                next_state=A;
64
                op=1'b0;
65
                end
66
    D:
       end
67
68
           begin
69
               if(go)
70
     阜
               begin
71
                next_state=E;
```

```
67
     | D:
     中
68
           begin
69
               if(go)
70
                begin
71
                next_state=E;
72
                op=1'b0;
73
                end
74
               else
75
     中
                begin
                next_state=C;
76
                op=1'b0;
77
78
                end
79
           end
80
81
      E:
82
     中
           begin
83
               if(go)
84
                begin
85
                next_state=B;
86
                op=1'b0;
```

```
86
                op=1'b0;
87
                end
88
               else
89
                begin
90
                next_state=F;
91
                op=1'b0;
92
                end
93
           end
94
       F:
95
     中
           begin
96
               if(go)
97
                begin
98
                next_state=G;
99
                op=1'b0;
100
                end
101
               else
102
                begin
103
                next_state=A;
104
                op=1'b0;
105
                end
```

```
105
                end
      G:
106
            end
107
108
           begin
109
               if (go)
110
               begin
111
                next_state=E;
112
                op=1'b0;
113
                end
114
               else
115
                begin
116
                next state=H;
117
                op=1'b0;
118
                end
119
            end
120
      H:
121
           begin
122
               if (go)
123
      中
                begin
124
                next_state=D;
124
                 next_state=D;
125
                 op=1'b1;
126
                 end
127
                else
128
      白
                begin
129
                 next_state=A;
130
                 op=1'b0;
131
                 end
132
            end
133
       default:
134
      p begin
135
       next_state=present_state;
136
       present_state=A;
137
       - end
138
       - endcase
139
       end
140
       L endmodule
141
```


```
module fsm2_style2(
      input reset, go, clk,
3
      output reg op
4
      -);
5
      localparam A=3'b000;
6
7
      localparam B=3'b001;
      localparam C=3'b010;
8
9
      localparam D=3'b011;
10
      localparam E=3'b100;
      localparam F=3'b101;
11
      localparam G=3'b110;
12
13
      localparam H=3'b111;
14
15
      reg [2:0] next state, present state;
16
17
      always@(posedge clk)
18
    begin
19
      if(reset)
20
      present_state<=0;
21
      else
 21
        else
```

```
22
      present_state<=next_state;
23
      - end
24
25
      always@*
26
     begin
27
     case (present_state)
28
     A:
29
     begin
30
              if(go)
31
               next_state=B;
32
              else
33
               next_state=A;
34
       end
35
      B:
36
     begin
37
              if(go)
38
               next_state=B;
39
              else
40
               next_state=C;
41
        end
```


```
41
         end
42
       C:
43
     白
           begin
44
                if(go)
45
                next_state=D;
46
                else
47
                next_state=A;
48
           end
49
      D:
50
     阜
           begin
51
               if(go)
52
                next_state=E;
53
               else
54
                next_state=C;
55
           end
56
      E:
57
           begin
58
               if(go)
59
                next_state=B;
60
               else
61
               next_state=F;
```

```
62
            end
 63
       F:
 64
      阜
            begin
 65
                 if(go)
 66
                  next_state=G;
 67
                 else
 68
                  next_state=A;
 69
            end
        G:
 70
 71
      白
            begin
 72
                 if(go)
 73
                 next_state=E;
 74
                 else
 75
                  next_state=H;
 76
            end
 77
        H:
 78
      白
            begin
 79
                 if(go)
 80
                  next_state=D;
 81
                 else
                 next_state=A;
 82
 83
            end
      default:
 84
 85
      p begin
 86
       next_state=present_state;
      present_state=A;
- end
- endcase
- end
 87
 88
 89
 90
 91
 92
       always@*
      begin
 93
      case (present_state)
 95
 96
       A:op=0;
       B:op=0;
 97
 98
        C:op=0;
       D:op=0;
99
       E:op=0;
100
       F:op=0;
101
      G:op=0;
102
```

```
always@*
92
93
94
95
    case (present_state)
96
      A:op=0;
37
      B:op=0;
98
       C:op=0;
99
      D:op=0;
00
      E:op=0;
)1
      F:op=0;
02
      G:op=0;
03
      H:op=1;
)4
      endcase
)5
96
     - end
)7
80
     endmodule
9
```




CLOCK DIV BY 2,4,8,16



```
module clock div 2(
 2
       input clk, reset,
       output q1,q2,q3,q4
 3
 4
      -);
 5
 6
      d_ff2 ff1(.d(!ql),.clk(clk),.q(ql),.reset(reset));
 7
       d ff2 ff2(.d(!q2),.clk(!q1),.q(q2),.reset(reset));
8
       d_ff2 ff3(.d(!q3),.clk(!q2),.q(q3),.reset(reset));
9
       d_ff2 ff4(.d(!q4),.clk(!q3),.q(q4),.reset(reset));
10
     endmodule
11
12
```

Div by 3


```
module divde3(
2
     input clk, reset,
3
     output reg q
4
    -);
5
     integer counter;
 6
     always@(clk)
7
    begin
8
9
     if (reset)
    begin
10
11
     q<=1'b0;
12
     counter <= 0;
13
    end
14
     else if (counter==2)
15
    begin
16
     counter <= 0;
17
    | q<=~q;
     end
18
19
      else
20
     counter=counter+1;
21
22
     end
23
24
25
    Lendmodule
26
```



Div by 6

```
pmodule divide_by_6(
 2
    input clk, reset,
 3
    output reg q
 4
    -);
 5
    integer counter;
 6
    always@(clk)
 7
   □ begin
8
 9
    if (reset)
10 | begin
11
    q<=1'b0;
12
    counter <= 0;
13
    else if(counter==5)
14
15 begin
    counter <= 0;
16
17 | q<=~q;
```

```
17
      q<=~q;
18
     - end
19
     else
20
      counter=counter+1;
21
    end
22
23
24
25
    Lendmodule
26
```



Fifo

```
Ln#
 1
     module fifo(
      input clk,rst,en_w,en_r,
 3
    input [31:0]data_in,
      output reg full_flag,empty_flag,
 4
 5
      output reg [7:0]data_out
      | );
 8
      reg [31:0] mem[0:7];
 9
      integer i;
 10
 11
    always@(posedge clk)
     integer write_pointer=0, read_pointer=0;
 12
 13
 14
 15
      if (rst)
    begin
 16
      for(i=0;i<8;i=i+1)
 17
 18
    þ þegin
 19
              mem[i]<='b0;
 20
       end
```

```
end
          empty flag<=1;
- end
 else if (en w&&full flag!=1)
🛱 begin
 mem[write pointer]<=data in;</pre>
 write_pointer<=write_pointer+1;
- end
 else if (en r)
□ begin
 data_out <= mem[read_pointer];
 mem[read pointer] <= 'b0;
 read_pointer<=read_pointer+1;
 - end
 else
 $display("at time %0t there is no read or write", $time);
 if (write_pointer==0 | read_pointer==7)
```

```
rr(write_pointer---) | read_pointer--//
40
       empty_flag<=0;
41
       else
42
       empty flag<=1;
43
44
       if (write pointer == 7 && read pointer == 8)
45
       full flag<=1;
46
      else
47
      full_flag<=0;
48
49
      - end
50
51
      endmodule
52
```

```
2
      reg clk=0,rst,en_w,en_r;
      reg [31:0]data_in;
     wire full_flag,empty_flag;
wire [7:0]data_out;
 4
 5
 6 Fifo regsister(.clk(clk),.rst(rst),.en_w(en_w),.en_r(en_r),.data_in(data_in),.full_flag(full_flag)
 7
      ,.empty_flag(empty_flag),.data_out(data_out));
 8
      always #5 clk=~clk;
 9
      integer i;
10 | initial begin
     rst=1'b1;
11
12
      en_w=0;
13
      en_r=0;
14
      #30;
15
      rst=0;
      en_w=1;
for(i=0;i<8;i=i+1)
16
17
18
    begin
19
      data_in=i;
      #10;
20
       end
 21
 22
        en w=0;
 23
        en_r=1;
 24
        #100;
 25
        - end
       L endmodule
 26
 27
```

