







# Fifo report

## Simulation snippets





# Detected bugs

1-we need to add overflow and Write Acknowledge to reset because if overflow raise to high and then reset asserted so Overflow still high and same for Acknowledge so we need to put it in Reset

2- we need to put in condition statement in overflow that there is no reading with Writing because if full and write and read are asserted in same time Reading is executed

```
18 always @(posedge if_t.clk or negedge if_t.rst_n) begin
19     if (!if_t.rst_n) begin
20         wr_ptr <= 0;
21         if_t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle
22         if_t.wr_ack <= 0; // we need to assign zero to this var because if it was high in cycle
23     end
24     else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
25         mem[wr_ptr] <= if_t.data_in;
26         if_t.wr_ack <= 1;
27         wr_ptr <= wr_ptr + 1;
28     end
29     else begin
30         if_t.wr_ack <= 0;
31         if(if_t.full && if_t.wr_en && ! if_t.rd_en ) begin
32             // we should handle if there is read also
33             if_t.overflow <= 1;
34         end
35         else begin
36             if_t.overflow <= 0;
37         end
38     end
39 end

27 always @(posedge clk or negedge rst_n) begin
28     if (!rst_n) begin
29         wr_ptr <= 0;
30     end
31     else if (wr_en && count < FIFO_DEPTH) begin
32         mem[wr_ptr] <= data_in;
33         wr_ack <= 1;
34         wr_ptr <= wr_ptr + 1;
35     end
36     else begin
37         wr_ack <= 0;
38         if (full & wr_en)
39             overflow <= 1;
40         else
41             overflow <= 0;
42     end
43 end
44
45
46
47
48
49
```

3-we need to add underflow flag in Always block because in spec it's sequential

```
40 |
41 | always @(posedge if_t.clk or negedge if_t.rst_n) begin
42 |     if (!if_t.rst_n) begin
43 |         rd_ptr <= 0;
44 |         if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycl
45 |     end
46 |     else if (if_t.rd_en && count != 0) begin
47 |         if_t.data_out <= mem[rd_ptr];
48 |         rd_ptr <= rd_ptr + 1;
49 |     end
50 |     else begin //We need to add underflow beacause its sequential not combinational
51 |         if (if_t.empty && !if_t.wr_en && if_t.rd_en )
52 |             if_t.underflow <= 1;
53 |         else
54 |             if_t.underflow <= 0;
55 |     end
56 | end
57 |
58 | end
59 |
```

```
52 | always @(posedge clk or negedge rst_n) begin
53 |     if (!rst_n) begin
54 |         rd_ptr <= 0;
55 |     end
56 |     else if (rd_en && count != 0) begin
57 |         data_out <= mem[rd_ptr];
58 |         rd_ptr <= rd_ptr + 1;
59 |     end
60 | end
61 |
62 |
63 |
64 |
65 |
66 |
67 |
68 |
69 |
70 |
71 |
```

4-we need to cover additional states that when writing and reading enabled or disabled at same time

```
60 | always @(posedge if_t.clk or negedge if_t.rst_n) begin
61 |     if (!if_t.rst_n) begin
62 |         count <= 0;
63 |     end
64 |     else begin
65 |         if ((if_t.wr_en, if_t.rd_en) == 2'b10) && !if_t.full)
66 |             count <= count + 1;
67 |         else if ((if_t.wr_en, if_t.rd_en) == 2'b01) && !if_t.empty)
68 |             count <= count - 1;
69 |         else if ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.full) //we need to handle counter in
70 |             count <= count - 1;
71 |         else if ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.empty) //we need to handle counter i
72 |             count <= count + 1;
73 |     end
74 | end
75 |
```

```
73 | always @(posedge clk or negedge rst_n) begin
74 |     if (!rst_n) begin
75 |         count <= 0;
76 |     end
77 |     else begin
78 |         if ((wr_en, rd_en) == 2'b10) && !full)
79 |             count <= count + 1;
80 |         else if ((wr_en, rd_en) == 2'b01) && !empty)
81 |             count <= count - 1;
82 |     end
83 | end
84 |
85 |
86 |
87 |
88 |
```