

SYNCHROUNOUS FIFO

Supervisor: ENG. Kareem Waseem



MARWAN MOHAMED ELSAYED

[DATE]
[COMPANY NAME]
[Company address]

1	Introduction
2	Verification plan
3	Block diagram
4	UVM structure and description
5	Design codes
6	Coverage report
7	Detected bugs
8	Questa sim snippets
9	Assertions

1-Introduction

A FIFO (First-In, First-Out) is a type of data buffer or queue that follows a principle where the first data to be written into the buffer is the first to be read out. Essentially, it works like a line at a checkout counter—those who arrive first are served first.

What is FIFO Used For?


FIFOs are commonly used in digital circuits and systems where data needs to be temporarily stored before being processed, ensuring that it is read in the same order it was written. Some common uses include:

- 1. Data Flow Control: FIFOs help manage data flow between different clock domains or modules with different processing speeds, ensuring that data is passed smoothly without loss.
- 2. Communication Buffers: In communication systems, FIFOs buffer incoming data so it can be processed later without overflowing the receiver.
- 3. Synchronization: FIFOs are used for clock domain crossing (CDC), where data is passed between two different clock domains in a safe and orderly manner.
- 4. Pipeline Systems: In processors, FIFOs act as buffers in pipeline stages to manage the flow of instructions or data, ensuring smooth execution.


2-Verification plan

Label	Design Requirement Description	Stimulus Generation	Functionality Check	Functional coverage
write read	we need to check when we write more than size of fifo overwrite	we write 10 values on fifo by random	check by golden model	
read	we need to check when we read we read all values right	we read 10 values on fifo by random	check by golden model	
Reset_feature	we assert active low Rst_t to get ideal state	we directed at start of simulation then we randomize under constraint that is should be deasserted most of simulation	check with immediate final Assertion for asyn reset function	we cover the values output with right values when reset asserted
Full_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count =depth	we cover all values of full with wr_en and read _en with illegal bins check on logic
empty_feature	we check when Fifo is empty if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when size is zero and reset	we cover all values of full with wr_en and read _en with illegal bins check on logic
almostFull_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count = depth -1	we cover all values of full with wr_en and read _en
almostEmpty_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count 1	we cover all values of full with wr_en and read _en
overflow_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count =depth and write enable is high	we cover all values of full with wr_en and read _en with illegal bins check on logic
underflow_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count =depth and write enaple is high	we cover all values of full with wr_en and read _en with illegal bins check on logic
	blb Fife is full if		-t1. 4b.:4:4:	
wrAck_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count < depth and write enaple is high so it can write successfully	full with wr_en and read _en with illegal bins check on logic
internal_counter	we check on internal counter that it work right on write and read	we randomize on simulation	check this property with concurrent assertions that check counter increase if write is activated and decrement when read is activated and no change if write and read activated or deactivated At the same time	
Internal_write_read ptr	we check on write and read pointer if working right	we randomize on simulation	check this property with concurrent assertions that check write ptr increase if write is activated and read ptr increment when read is activated	-

3-block diagram



4-ENVIROMENT



Description

In this UVM-based verification environment, four sequences—write, read, reset, and a combined write-read—are designed to simulate the FIFO's core operations.

1. Sequences:

Write Sequence: Simulates writing data to the FIFO by generating a transaction representing a write operation.

Read Sequence: Simulates reading data from the FIFO by generating a transaction for a read operation.

Reset Sequence: Issues a reset transaction to bring the FIFO into a known, initialized state.

Write-Read Sequence: A combination of write and read operations, allowing for a full verification of data flow in and out of the FIFO.

Each sequence creates the relevant sequence item and sends it to the sequencer for scheduling.

- **2. Sequencer:** The sequencer acts as the coordinator between the sequences and the driver. It controls the flow of transactions,.
- **3. Driver:** The driver receives transactions from the sequencer and converts these high-level transactioninto pin-level signals that interact directly with the interface.
- **4. Monitor:** The monitor passively observes the interface, capturing the signals generated by the driver at every negative clock edge and send to scoreboard and coverage collector

- 5.**Scoreboard**: Receives the monitored data and checks the functional correctness of the FIFO by comparing the observed behavior with the expected behavior.
- **6.Coverage Analysis:** Receives the monitored data to track functional coverage, ensuring that all test cases and scenarios are exercised during the verification process.

At the beginning of the test, the testbench initiates each sequence by sending it to the sequencer. The sequencer schedules the sequence items and forwards them to the driver. The driver then converts the transactions into pin-level signals and drives them onto the interface on every negative clock edge. The monitor captures the response from the interface, also at each negative clock edge, and forwards this data to the scoreboard and coverage analysis component. The scoreboard checks functional correctness, while the coverage component analyzes the test coverage to ensure all test conditions are met.

5-Design codes

Modified Design

```
module FIFO(fifo_if if_t);

reg [if_t.FIFO_MIDIH-1:0] mem [if_t.FIFO_DEPTH-1:0];

reg [if_t.max_fifo_addn-1:0] wr_ptr, rd_ptr;

reg [if_t.max_fifo_addn-1:0] wr_ptr, rd_ptr;

reg [if_t.max_fifo_addn:0] count;

always @(posedge if_t.clk or negedge if_t.rst_n) begin

if (lif_t.rst_n) begin

wr_ptr < 0;

if_t.overflow < 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high

else if (if_t.wr_ack < 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high

else if (if_t.wr_ack < 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high

else if (if_t.wr_ack <-1;

if_t.overflow < 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if write it need to be zero

wr_ptr < wr_ptr < wr_ptr + 1;

end

else begin

if_t.wr_ack <-0;

if_t.wr_ack <-0;

if_t.wr_ack <-0;

if_t.tru_ack <-0;

end

end
```

```
42 v always @(posedge if_t.clk or negedge if_t.rst_n) begin

43 v if (!if_t.rst_n) begin

44 rd_ptr <= 0;

45 if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high

46 end

47 v else if (if_t.rd_en && count != 0) begin

48 if_t.data_out <= mem[rd_ptr];

79 rd_ptr <= rd_ptr + 1;

50 if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if read it need to be zero

51 end

52 v else begin

53 v if(if_t.empty && if_t.rd_en )

54 if_t.underflow <= 0;

65 end

68 end

69 if_t.underflow <= 0;

60 end

69 if_t.underflow <= 0;

60 end
```

Interface

```
interface fifo_if(clk);

input bit clk;

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);

endinterface
```

Top module

Test

```
package fifo_test_pkg;
import uvm_pkg::*;
import fifo_sequence_pkg::*;
import fifo_env_pkg::*;
import fifo_config_pkg::*;
    class fifo_test extends uvm_test;
        `uvm_component_utils(fifo_test);
       reset rst_seq;
        write_sequence write_seq;
       read sequence read seq;
       write_read write_read_seq;
       fifo_config cfg;
       function new(string name = "fifo_test", uvm_component parent =null);
           super.new(name,parent);
       function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            rst_seq=reset::type_id::create("rst_n");
           write_seq=write_sequence::type_id::create("write_sequences");
           read_seq=read_sequence::type_id::create("read_seq");
           write_read_seq=write_read::type_id::create("write_read");
           env=fifo_env::type_id::create("env",this);
           cfg=fifo_config::type_id::create("config");
            if(! uvm_config_db #(virtual fifo_if)::get(this,"","virtualIf",cfg.vif))
```

```
uvm_config_db #(fifo_config)::set(this,"*","CFG",cfg);
       task run_phase(uvm_phase phase);
           super.build_phase(phase);
           phase.raise_objection(this);
            `uvm_info("run_phase","reset sequence has started now",UVM_MEDIUM);
           rst seq.start(env.agt.sqr);
            `uvm_info("run_phase","write sequence has started now",UVM_MEDIUM);
           write_seq.start(env.agt.sqr);
            `uvm_info("run_phase","read sequence has started now",UVM_MEDIUM);
           read_seq.start(env.agt.sqr);
            `uvm_info("run_phase","write and read sequence has started now",UVM_MEDIUM);
           write_read_seq.start(env.agt.sqr);
            `uvm_info("run_phase","reset sequence has started again",UVM_MEDIUM);
           rst_seq.start(env.agt.sqr);
            `uvm_info("run_phase","write and read sequence has started again for second time",UVM_MEDIUM);
           write_read_seq.start(env.agt.sqr);
           phase.drop_objection(this);
endpackage
```

environment

```
package fifo_env_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
   import fifo_coverage_pkg::*;
    import fifo_scoreboard_pkg::*;
   import fifo_agent_pkg::*;
        `uvm_component_utils(fifo_env);
        fifo_agent agt;
       fifo scoreboard sb:
        function new(string name = "fifo_env", uvm_component parent =null);
           super.new(name,parent);
       function void build_phase(uvm_phase phase);
           super.build_phase(phase);
            sb=fifo_scoreboard::type_id::create("scoreboard",this);
           cov=fifo_cov::type_id::create("coverage collector",this);
           agt=fifo_agent::type_id::create("Agent",this);
        function void connect_phase(uvm_phase phase);
           super.connect_phase(phase);
           agt.agt p.connect(sb.sb ep);
           agt.agt_p.connect(cov.cov_ep);
endpackage
```

Sequences

```
import fifo_seq_item_pkg::*;
import shared_pkg::*;
   class reset extends uvm_sequence #(seq_item);
       function new(string name = "RESET");
           super.new(name);
       task body();
               item=seq_item::type_id::create("res");
               start_item(item);
               item.rst_n=0;
                finish_item(item);
    class write_sequence extends uvm_sequence #(seq_item);
        `uvm_object_utils(write_sequence);
       function new(string name = "MAIN");
           super.new(name);
       task body();
           repeat(10)begin
               item=new("writing",50,50);
                start_item(item);
               assert(item.randomize() with { rst_n==1;rd_en==0;wr_en==1; });
               finish_item(item);
```

Sequence item

```
package fifo_seq_item_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
        `uvm_object_utils(seq_item);
        parameter FIFO_WIDTH = 16;
        parameter FIFO_DEPTH = 8;
       rand logic [FIFO_WIDTH-1:0] data_in;
        logic [FIFO_WIDTH-1:0] data_out;
        logic wr_ack, overflow;
        logic full, empty, almostfull, almostempty, underflow;
        localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        int RD_EN_ON_DIST,WR_EN_ON_DIST;
        function new(string name = "fifo_sequence_item",int RD_EN_ON_DIST_t=30 , int WR_EN_ON_DIST_t=70);
             super.new(name);
            RD_EN_ON_DIST=RD_EN_ON_DIST_t;
            WR_EN_ON_DIST=WR_EN_ON_DIST_t;
            return $sformatf("%s reset =%0b data_in=%0b ,wr_en=%0b ,rd_en=%0b ,data_out=%0b ,wr_ack=%0b,overflow=%0b ,full=%0b ,empty=%0b ,almostfull=%0b,almostempty=%0b ,underflow=%0b ",
            super.convert2string(),rst_n,data_in,wr_en,rd_en,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
```

```
function string convert2string_stimulus();
return $sformatf("%s reset =%0b data_in=%0b ,wr_en=%0b ,rd_en=%0b ",
super.convert2string(),rst_n,data_in,wr_en,rd_en);
endfunction

constraint x{
    rst_n dist { 0:= 5 , 1:= 95 };
    wr_en dist { 1:= WR_EN_ON_DIST , 0:= 100-WR_EN_ON_DIST};
    rd_en dist { 1:= RD_EN_ON_DIST , 0:= 100-RD_EN_ON_DIST};
}
```

Agent

<u>driver</u>

```
package fifo_driver_pkg;
    import uvm_pkg::*;
5 v import fifo_seq_item_pkg::*;
        class fifo_driver extends uvm_driver #(seq_item);
            `uvm_component_utils(fifo_driver);
            virtual fifo if vif;
               super.new(name,parent);
            task run_phase(uvm_phase phase);
               super.run_phase(phase);
                   item=seq_item::type_id::create("item");
                    seq_item_port.get_next_item(item);
                    vif.data_in=item.data_in;
                    vif.rst_n= item.rst_n;
                    vif.wr_en=item.wr_en;
                    vif.rd_en=item.rd_en;
                    @(negedge vif.clk);
                    seq_item_port.item_done();
                     `uvm_info("run_phase",item.convert2string(),UVM_HIGH);
```

Monitor

```
package fifo_monitor_pkg;

import uvm_pkg::*;

import fifo_seq_item_pkg:*;

vum_component_utils(fifo_monitor);

virtual fifo_if vif;

seq_item item;

uvm_analysis_port #(seq_item) mon_p;

function new(string name ="fifo monitor", uvm_component parent=null);

super.new(name,parent);

mon_p-new("monitor pxt",this);

endfunction

task run_phase(uvm_phase phase);

super.run_phase(uvm_phase);

forever begin

item.seq_item::type_id::create("monitor item");

@(negged vif.clk);

item.data_in-vif.data_in;

item.rst_n = vif.rst_n;

item.rst_n = vif.rst_n;

item.rd_en = vvif.rd_en;

// OUTPUT

item.data_out = vif.data_out ;

item.data_out = vif.data_out ;

item.data_out = vif.data_out ;

item.overflow = vif.overflow ;

item.enpty = vif.enpty ;
```

```
item.almostfull =vif.almostfull ;
item.almostfull =vif.almostfull ;
item.underflow =vif.underflow ;
item.underflow =vif.underflow ;
mon_p.write(item);
vum_info("run_phase",item.convert2string(),UVM_HIGH);
end
endclass
endclass
endpackage

endpackage
```

<u>Sequencer</u>

```
package fifo_sequencer_pkg;

import uvm_pkg::*;

vinclude "uvm_macros.svh"

import fifo_seq_item_pkg::*;

class fifo_sequencer extends uvm_sequencer #(seq_item);

uvm_component_utils(fifo_sequencer);

function new(string name="sequencer",uvm_component phase);

super.new(name,phase);
endfunction
endclass

endpackage
```

Configuration object

```
package fifo_config_pkg;

import uvm_pkg::*;

vinclude "uvm_macros.svh"

class fifo_config extends uvm_object;

uvm_object_utils(fifo_config);

virtual fifo_if vif;

function new(string name="config_object");

super.new(name);
endfunction
endclass
endpackage
```

Scoreboard

```
import fifo_seq_item_pkg::*;
  import shared_pkg::*;
v class fifo_scoreboard extends uvm_scoreboard;
       `uvm_component_utils(fifo_scoreboard);
      uvm_tlm_analysis_fifo #(seq_item) sb_fifo;
      uvm_analysis_export #(seq_item) sb_ep;
      seq_item seq_item_tb;
      logic [seq_item::FIFO_WIDTH-1:0] data_out_ref;
      bit [seq_item::FIFO_WIDTH-1 :0] fifo_modeling[$];;
      function new(string name ="fifo_scorebored", uvm_component parent);
          super.new(name,parent);
      function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          sb_fifo=new("sb_fifo",this);
sb_ep=new("sb_ep",this);
      function void connect_phase(uvm_phase phase);
          super.connect_phase(phase);
          sb_ep.connect(sb_fifo.analysis_export);
```

```
function void reference_model(input seq_item FI_tr);
    if(!FI_tr.rst_n )begin
       fifo_modeling.delete();
   else begin
        if(FI_tr.wr_en && FI_tr.rd_en && fifo_modeling.size() == 0)begin
           fifo_modeling.push_back(FI_tr.data_in);
       else if(FI tr.wr en && FI tr.rd en && fifo modeling.size() == seq item tb.FIFO DEPTH)begin
            data_out_ref=fifo_modeling.pop_front();
       end
       else if(FI_tr.wr_en && FI_tr.rd_en)begin
           fifo_modeling.push_back(FI_tr.data_in);
           data_out_ref=fifo_modeling.pop_front();
       else if(FI_tr.wr_en && fifo_modeling.size() != seq_item_tb.FIFO_DEPTH)begin
            fifo_modeling.push_back(FI_tr.data_in);
       else if(FI_tr.rd_en && fifo_modeling.size() != 0)begin
           data_out_ref=fifo_modeling.pop_front();
endclass
```

Coverage collector

```
package fifo_coverage_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
5 v import fifo_seq_item_pkg::*;
            `uvm_component_utils(fifo_cov);
            seq item item;
            uvm_tlm_analysis_fifo #(seq_item) cov_fifo;
            uvm_analysis_export #(seq_item) cov_ep;
                Reset:coverpoint item.rst_n{
                    bins low={0};
                    bins high={1};
                Writing:coverpoint item.wr en{
                    bins write_disaple={0};
                    bins write_enaple={1};
                    option.weight=0;
                Reading:coverpoint item.rd_en{
                    bins read_disaple={0};
                    bins read_enaple={1};
                    option.weight=0;
```

```
ack_BIN:coverpoint item.wr_ack {
    bins ack_low={0};
    bins ack_high={1};
    option.weight=0;
OF_BIN:coverpoint item.overflow {
    bins OF_low={0};
    bins OF high={1};
    option.weight=0;
FULL_BIN:coverpoint item.full {
    bins FULL_low={0};
    bins FULL_high={1};
   option.weight=0;
EMPTY_BIN:coverpoint item.empty {
    bins EMPTY_low={0};
    bins EMPTY_high={1};
    option.weight=0;
ALMOSTFULL BIN:coverpoint item.almostfull {
    bins AF_low={0};
    bins AF_high={1};
    option.weight=0;
ALMOSTEMPTY_BIN:coverpoint item.almostempty {
    bins AE_low={0};
    bins AE_high={1};
    option.weight=0;
```

```
DERFLOW_BIN:coverpoint item.underflow {
   bins UF_low={0};
   bins UF_high={1};
   option.weight=0;
ACKNOWLDGE: cross Writing, Reading, ack_BIN{
   illegal_bins Ack1= binsof(ack_BIN) intersect {1} && binsof(Writing) intersect {0} ;
OVERFLOW: cross Writing, Reading, OF_BIN{
   illegal_bins OF1= binsof(OF_BIN) intersect {1} && binsof(Writing) intersect {0};
   illegal_bins OF2= binsof(OF_BIN) intersect {1} && binsof(Writing) intersect {1} && binsof(Reading) intersect {1};
           cross Writing,Reading,FULL_BIN {
   illegal_bins full_1= binsof(FULL_BIN) intersect {1} && binsof(Reading) intersect {1};
           cross Writing,Reading,EMPTY_BIN{
   illegal_bins empty_1= binsof(EMPTY_BIN) intersect {1} && binsof(Writing) intersect {1} iff (item.rst_n);
ALMOSTFULL: cross Writing, Reading, ALMOSTFULL_BIN;
ALMOSTEMPTY: cross Writing, Reading, ALMOSTEMPTY BIN;
UNDERFLOW: cross Writing,Reading,UNDERFLOW_BIN{
    illegal_bins UNDERFLOW1=binsof(UNDERFLOW_BIN) intersect {1} && binsof(Writing) intersect {1};
   illegal bins UNDERFLOW2=binsof(UNDERFLOW BIN) intersect {1} && binsof(Writing) intersect {0} && binsof(Reading) intersect {0};
reset check:cross Reset,ack BIN,OF BIN,FULL BIN,EMPTY BIN,ALMOSTFULL BIN,ALMOSTEMPTY BIN,UNDERFLOW BIN{
   bins reset_ch=binsof(Reset.low) && binsof(ack_BIN.ack_low) && binsof(OF_BIN.OF_low) && binsof(FULL_BIN.FULL_low)
                 && binsof(EMPTY_BIN.EMPTY_high) && binsof(ALMOSTFULL_BIN.AF_low) && binsof(ALMOSTEMPTY_BIN.AE_low) && binsof(UNDERFLOW_BIN.UF_low)
   option.cross_auto_bin_max=0;
```

```
function new(string name = "fifo_coverage", uvm_component parent =null);
        super.new(name,parent);
       check_state=new();
   function void build_phase(uvm_phase phase);
       super.build_phase(phase);
     cov_fifo=new("covarage fifo",this);
     cov_ep=new("coverage export",this);
   function void connect_phase(uvm_phase phase);
       super.connect_phase(phase);
       cov_ep.connect(cov_fifo.analysis_export);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
        forever begin
       cov_fifo.get(item);
       check_state.sample();
       end
endclass
```

Sharedpkg

Assertions

```
property Winking Check;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.w_em && dut.count != if_t.FIFO_DEPTH) |=> (if_t.w_ank);

endorperty

internal_MB_check;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.w_em && dut.count < if_t.FIFO_DEPTH) |=> ( dut.count == $past(dut.count) + 1'b1) && ( dut.w_ptr==$past(dut.w_ptr) + 1'b1) );

endorperty

property internal_MB_check;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.rd_em && lif_t.w_em && dut.count > 0) |=> ( (dut.count == $past(dut.count) - 1'b1) && ( dut.rd_ptr==$past(dut.rd_ptr) + 1'b1) );

endorperty

property internal_MB_RE_empty;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.rd_em && if_t.w_em && if_t.full) |=> ( dut.count == $past(dut.count) - 1'b1) && ( dut.rd_ptr==$past(dut.rd_ptr) + 1'b1) );

endorperty

property internal_MB_RE_empty;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.rd_em && if_t.w_em && if_t.full) |=> ( dut.count == $past(dut.count) - 1'b1 && ( dut.w_ptr==$past(dut.rd_ptr) + 1'b1) );

endorperty

property internal_MB_RE_empty;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.rd_em && if_t.w_em && if_t.empty) |=> ( dut.count == $past(dut.count) + 1'b1 && ( dut.w_ptr==$past(dut.w_ptr) + 1'b1) );

endorperty

property internal_MB_RE_empty;

@(possege if_t.clk) disable iff(lif_t.rst_n) (if_t.rd_em && if_t.w_em && lif_t.full && lif_t.empty) |=> ( dut.count == $past(dut.count) && ( dut.rd_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(dut.count) && ( dut.rd_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(dut.count) && ( dut.rd_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(dut.rd_ptr) + 1'b1) && ( dut.w_ptr==$past(du
```

6-Coverage report

Code coverage

```
Statement Coverage:
  Enabled Coverage
                                   Hits Misses % Covered
                                           0 100.0
-----Statement Details-----
Statement Coverage for file FIFO.sv --
                                          2
                                          // Author: Kareem Waseem
                                          // Course: Digital Verification using SV & UVM
                                          // Description: FIFO Design
                                          ..
.......
   10
                                          module FIFO(fifo_if if_t);
   11
   12
   13
                                          reg [if_t.FIF0_WIDTH-1:0] mem [if_t.FIF0_DEPTH-1:0];
   14
   15
                                          reg [if_t.max_fifo_addr-1:0] wr_ptr, rd_ptr;
   16
                                          reg [if_t.max_fifo_addr:0] count;
   17
                                   1024
                                          always @(posedge if_t.clk or negedge if_t.rst_n) begin
   19
                                            if (!if_t.rst_n) begin
   20
   21
                                     4
                                                   if t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cy
   22
                                     4
                                                   if_t.wr_ack \leftarrow 0; // we need to assign zero to this var because if it was high in cycle so in next cy
   23
   24
                                            else if (if t.wr en && count < if t.FIFO DEPTH) begin
   25
                                    461
                                                   mem[wr_ptr] <= if_t.data_in;</pre>
               1
   26
                                    461
                                                   if t.wr ack <= 1;
```

```
Branch Coverage:
   | Branches | 25 | 25 | 0 | 100.0
   Enabled Coverage
   Branches
-----Branch Details-----
Branch Coverage for file FIFO.sv --
-----IF Branch-----
                                      1024 Count coming in to IF
4 if (!if_t.rst_n) begin
461 else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
559 else begin
   24
   29
                 1
Branch totals: 3 hits of 3 branches = 100.0%
-----IF Branch-----
                                     559 Count coming in to IF
9 if(if_t.ful
                                              if(if_t.full && if_t.wr_en && ! if_t.rd_en ) begin else begin
35 1 550
Branch totals: 2 hits of 2 branches = 100.0%
                                      1024 Count coming in to IF
4 if (!if_t.rst_n) begin
453 else if (if_t.rd_en && count != 0) begin
567 else begin
   47
   47
                 1
Branch totals: 3 hits of 3 branches = 100.0%
                                       567 Count coming in to IF
                                              if(if_t.empty && !if_t.wr_en && if_t.rd_en )
else
                 1
                                        18
   56
   58
Branch totals: 2 hits of 2 branches = 100.0%
```

-----Toggle Details------

Toggle Coverage for File FIFO.sv --

Line	Node	1H->0L	0L->1H	"Coverage"
15	wr_ptr[2]	1	1	100.00
15	wr_ptr[1]	1	1	100.00
15	wr_ptr[0]	1	1	100.00
15	rd_ptr[2]	1	1	100.00
15	rd_ptr[1]	1	1	100.00
15	rd_ptr[0]	1	1	100.00
16	count[3]	1	1	100.00
16	count[2]	1	1	100.00
16	count[1]	1	1	100.00
16	count[0]	1	1	100.00

Fotal Node Count = 10
Foggled Node Count = 10
Jntoggled Node Count = 0

Foggle Coverage = 100.0% (20 of 20 bins)

.....

--- Eilo: agant cu

Functional coverage

bin <write_enaple,read_enaple,af_low></write_enaple,read_enaple,af_low>	199	1	Covered	
bin <write disaple,af="" disaple,read="" high=""></write>	26	1	Covered	
bin <write af="" disaple,="" enaple,="" high="" read=""></write>	31	1	Covered	
bin <write af="" disaple,="" enaple,="" high="" read=""></write>	13	1	Covered	
bin <write enaple,af="" enaple,read="" high=""></write>	38	1	Covered	
Cross check state::ALMOSTEMPTY	100.0%	100	Covered	
covered/total bins:	8	8		
missing/total bins:	0	8		
% Hit:	100.0%	100		
bin <write disaple,ae="" disaple,read="" low=""></write>	238	1	Covered	
bin <write ae="" disaple,="" enaple,="" low="" read=""></write>	222	1	Covered	
bin <write disaple,read="" enaple,ae="" low=""></write>	233	1	Covered	
bin <write ae="" enaple,="" low="" read=""></write>	183	1	Covered	
bin <write disaple,ae="" disaple,read="" high=""></write>	46	1	Covered	
bin <write ae="" disaple,="" enaple,="" high="" read=""></write>	21	1	Covered	
bin <write ae="" disaple,="" enaple,="" high="" read=""></write>	23	1	Covered	
bin <write enaple,ae="" enaple,read="" high=""></write>	54	1	Covered	
Cross check_state::UNDERFLOW	100.0%	100	Covered	
covered/total bins:	5	5		
missing/total bins:	0	5		
% Hit:	100.0%	100		
bin <write disaple,read="" disaple,uf="" low=""></write>	284	1	Covered	
bin <write_disaple,read_enaple,uf_low></write_disaple,read_enaple,uf_low>	238	1	Covered	
bin <write disaple,read="" enaple,uf="" high=""></write>	18	1	Covered	
bin <write_enaple,read_disaple,uf_low></write_enaple,read_disaple,uf_low>	243	1	Covered	
bin <write enaple,="" low="" read="" uf=""></write>	237	1	Covered	
illegal_bin UNDERFLOW1	0		ZERO	
illegal bin UNDERFLOW2	0		ZERO	
Cross check_state::reset_check	100.0%	100	Covered	
covered/total bins:	1	1		
missing/total bins:	0	1		
% Hit:	100.0%	100		
bin reset_ch	2	1	Covered	
CLASS fifo_cov				

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

Assertions coverage

```
DIRECTIVE COVERAGE:
______
                                Design Design Lang File(Line)
Name
                                                            Count Status
                               Unit UnitType
______
                              Assertions Verilog SVA Assertions.sv(64)
/top/dut/AS/OF_cover
                                                                9 Covered
/top/dut/AS/UF_cover
                               Assertions Verilog SVA Assertions.sv(65)
/top/dut/AS/ACK_cover
                                Assertions Verilog SVA Assertions.sv(66)
                                                              460 Covered
/top/dut/AS/intWr_cover
                                Assertions Verilog SVA Assertions.sv(67)
                                                               234 Covered
/top/dut/AS/intRD_cover
                                Assertions Verilog SVA Assertions.sv(68)
                                                               237 Covered
/top/dut/AS/intRD_WR_cover
                                Assertions Verilog SVA Assertions.sv(69)
                                                              204 Covered
/top/dut/AS/intWR_RD_WR_empty_cover
                                Assertions Verilog SVA Assertions.sv(70)
                                                               22 Covered
                                Assertions Verilog SVA Assertions.sv(71)
/top/dut/AS/intWR_RD_WR_full_cover
                                                               10 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 8
ASSERTION RESULTS:
```

7-Detected bugs

1-we need to add overflow and Write Acknowledge to reset because if overflow raise to high and then reset asserted so Overflow still high and same for Acknowledge so we need to put it in Reset

2- we need to put in condition statement in overflow that there is no reading with Writing because if full and write and read are asserted in same time Reading is executed

```
| 18 | always @(posedge if_t.ck or negedge if_t.rst_n) begin | 27 | always @(posedge ck or negedge rst_n) begin | 32 | if_t.overflow (~ 0; // we need to assign zero to this var because if it was high in cycle | if_t.wr_sck (~ 0; // we need to assign zero to this var because if it was high in cycle | if_t.wr_sck (~ 0; // we need to assign zero to this var because if it was high in cycle | end | else if (if_t.wr_sck (~ 0; // we need to assign zero to this var because if it was high in cycle | end | else if (if_t.wr_sck (~ 1; wr_sck (~ 1; wr_sck (~ 1; wr_sck (~ 1; wr_sck (~ 0; if_t.swr_sck (~ 0; if_t.swr_sch & if_t.swr_sck (~ 0; if_t.swr_sch & if_t.swr_sc
```


3-we need to add underflow flag in Always block because in spec it s sequential and add underflow in reset

4-we need to cover additional states that when writing and reading enabled or disabled at same time


```
60 v always @(posedge if_t.clk or negedge if_t.rst_n) begin
                                                                                                            if (!rst_n) begin
61 v if (!if_t.rst_n) begin
                                                                                                               count <= 0;
          count <= 0;
      else begin
                                                                                                            if (({wr_en, rd_en} == 2'b10) && !full)
         if ( ((if_t.wr_en, if_t.rd_en) == 2'b10) && !if_t.full)
                                                                                                                 count <= count + 1;
               count <= count + 1;
                                                                                                              else if ( ({wr_en, rd_en} == 2'b01) && !empty)
           else if ( ((if_t.wr_en, if_t.rd_en) == 2'b01) && !if_t.empty)
                                                                                                                 count <= count - 1;
             count (= count - 1;
           else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) & if_t.full)//we need to handle counter in
            else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.empty)//we need to handle counter i
               count <= count + 1;
```

8-Questa snippet


Reset and write sequence



Read sequence



Write and read sequence



9-ASSERTIONS

Feature	Assertion
Check on flags and internal signal on reset	<pre>if(!rst_n)</pre>
When fifo size = depth Full flag is high	<pre>if(count== FIFO_DEPTH) assert final(full);</pre>
When fifo size = 0 empty flag is high	if(count==0) assert final(empty)
When fifo size = 1 almostempty flag is high	if(count==1) assert final(almost empty)
When fifo size = depth-1 almostfull flag is high	if(count== FIFO_DEPTH -1) assert final(almos tfull)
When fifo size = depth and there is write overflow flag is high	@(posedge clk) disable iff(!rst_n) (count == FIFO_DEPTH && wr_en) => (overflow)
When fifo size = 0 and there is read underflow flag is high	@(posedge clk) disable iff(!rst_n) (count == 0 && rd_en) => (underflow)
	@(posedge clk) disable iff(!rst_n) (wr_en && count != FIFO_DEPTH) => (wr_ack)
If there is write and no read and count != depth so count increase and wr ptr also	@(posedge clk) disable iff(!rst_n) (wr_en && !rd_en &&count < FIFO_DEPTH) => ((count == \$past(count) + 1'b1) && (wr_ptr==\$past(wr_ptr) + 1'b1))

If there is read and	@(posedge clk) disable iff(!rst_n)
no write and count	(rd_en && ! wr_en && count > 0) =>
!= 0 so count	(count == \$past(count) - 1'b1) &&
decrease and read	(rd_ptr==\$past(rd_ptr) + 1'b1));
ptr increase	
If there is read and	@(posedge clk) disable iff(!if_t.rst_n) (rd_en &&
write and full flag	wr_en && full) \mid => (count == \$past(count) -1'b1
high, count	&& (rd_ptr==\$past(rd_ptr) + 1'b1))
decrease and read	
ptr also	
If there is read and	@(posedge clk) disable iff(!rst_n) (rd_en && wr_en
write and empty	&& empty) \mid => (count == \$past(count) + 1'b1 &&
high ,count increase	(wr_ptr==\$past(dut.wr_ptr) + 1'b1));
and wr ptr also	
If there is read and	@(posedge clk) disable iff(!rst_n) (rd_en && wr_en
write and empty	&& !full && !empty) \mid => (count == \$past(count)
flag low and full	&& (rd_ptr==\$past(rd_ptr) + 1'b1) && (
flag low count is	wr_ptr==\$past(wr_ptr) + 1'b1));
constant and wr	
pointer increase	
same as read ptr	