



SYNCHRONOUS FIFO

Supervisor: ENG. Kareem Waseem



MARWAN MOHAMED ELSAYED

[DATE]

[COMPANY NAME]

[Company address]

1	Introduction
2	Verification plan
3	Block diagram
4	UVM structure and description
5	Design codes
6	Coverage report
7	Detected bugs
8	Questa sim snippets
9	Assertions

1-Introduction

A FIFO (First-In, First-Out) is a type of data buffer or queue that follows a principle where the first data to be written into the buffer is the first to be read out. Essentially, it works like a line at a checkout counter—those who arrive first are served first.

What is FIFO Used For ?


FIFOs are commonly used in digital circuits and systems where data needs to be temporarily stored before being processed, ensuring that it is read in the same order it was written. Some common uses include:

1. **Data Flow Control:** FIFOs help manage data flow between different clock domains or modules with different processing speeds, ensuring that data is passed smoothly without loss.
2. **Communication Buffers:** In communication systems, FIFOs buffer incoming data so it can be processed later without overflowing the receiver.
3. **Synchronization:** FIFOs are used for clock domain crossing (CDC), where data is passed between two different clock domains in a safe and orderly manner.
4. **Pipeline Systems:** In processors, FIFOs act as buffers in pipeline stages to manage the flow of instructions or data, ensuring smooth execution.


2-Verification plan

Label	Design Requirement Description	Stimulus Generation	Functionality Check	Functional coverage
write read	we need to check when we write more than size of fifo overwrite	we write 10 values on fifo by random	check by golden model	we cover the values output with right values when reset asserted
read	we need to check when we read we read all values right	we read 10 values on fifo by random	check by golden model	
Reset_feature	we assert active low Rst_t to get ideal state	we directed at start of simulation then we randomize under constraint that is should be deasserted most of simulation	check with immediate final Assertion for asyn reset function	
Full_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count =depth	we cover all values of full with wr_en and read_en with illegal bins check on logic
empty_feature	we check when Fifo is empty if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when size is zero and reset	we cover all values of full with wr_en and read_en with illegal bins check on logic
almostFull_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count = depth -1	we cover all values of full with wr_en and read_en
almostEmpty_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	we check with immediate final Assertion because its combintional it should be high when count 1	we cover all values of full with wr_en and read_en
overflow_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count =depth and write enable is high	we cover all values of full with wr_en and read_en with illegal bins check on logic
underflow_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count =depth and write enable is high	we cover all values of full with wr_en and read_en with illegal bins check on logic
wrAck_feature	we check when Fifo is full if output flag is high or not	we randomize on simulation	check this property with concurrent assertions that check if flag is high when count < depth and write enable is high so it can write successfully	we cover all values of full with wr_en and read_en with illegal bins check on logic
internal_counter	we check on internal counter that it work right on write and read	we randomize on simulation	check this property with concurrent assertions that check counter increase if write is activated and decrement when read is activated and no change if write and read activated or deactivated At the same time	-
Internal_write_read ptr	we check on write and read pointer if working right	we randomize on simulation	check this property with concurrent assertions that check write ptr increase if write is activated and read ptr increment when read is activated	-

3-block diagram



4-ENVIROMENT



Description

In this UVM-based verification environment, four sequences—write, read, reset, and a combined write-read—are designed to simulate the FIFO's core operations.

1. Sequences:

Write Sequence: Simulates writing data to the FIFO by generating a transaction representing a write operation.

Read Sequence: Simulates reading data from the FIFO by generating a transaction for a read operation.

Reset Sequence: Issues a reset transaction to bring the FIFO into a known, initialized state.

Write-Read Sequence: A combination of write and read operations, allowing for a full verification of data flow in and out of the FIFO.

Each sequence creates the relevant sequence item and sends it to the sequencer for scheduling.

2. Sequencer: The sequencer acts as the coordinator between the sequences and the driver. It controls the flow of transactions,

3. Driver: The driver receives transactions from the sequencer and converts these high-level transaction into pin-level signals that interact directly with the interface.

4. Monitor: The monitor passively observes the interface, capturing the signals generated by the driver at every negative clock edge and send to scoreboard and coverage collector

5.Scoreboard: Receives the monitored data and checks the functional correctness of the FIFO by comparing the observed behavior with the expected behavior.

6.Coverage Analysis: Receives the monitored data to track functional coverage, ensuring that all test cases and scenarios are exercised during the verification process.

At the beginning of the test, the testbench initiates each sequence by sending it to the sequencer. The sequencer schedules the sequence items and forwards them to the driver. The driver then converts the transactions into pin-level signals and drives them onto the interface on every negative clock edge. The monitor captures the response from the interface, also at each negative clock edge, and forwards this data to the scoreboard and coverage analysis component. The scoreboard checks functional correctness, while the coverage component analyzes the test coverage to ensure all test conditions are met.

5-Design codes

Modified Design

```
11 module FIFO(fifo_if if_t);
12
13 reg [if_t.FIFO_WIDTH-1:0] mem [if_t.FIFO_DEPTH-1:0];
14
15 reg [if_t.max_fifo_addr-1:0] wr_ptr, rd_ptr;
16 reg [if_t.max_fifo_addr:0] count;
17
18 always @(posedge if_t.clk or negedge if_t.rst_n) begin
19     if (!if_t.rst_n) begin
20         wr_ptr <= 0;
21         if_t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high
22         if_t.wr_ack <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high
23     end
24     else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
25         mem[wr_ptr] <= if_t.data_in;
26         if_t.wr_ack <= 1;
27         if_t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if write it need to be zero
28         wr_ptr <= wr_ptr + 1;
29     end
30     else begin
31         if_t.wr_ack <= 0;
32         if(if_t.full && if_t.wr_en ) begin
33             // we should handle if there is read also
34             if_t.overflow <= 1;
35         end
36         else begin
37             if_t.overflow <= 0;
38         end
39     end
40 end
```

```
42 always @(posedge if_t.clk or negedge if_t.rst_n) begin
43     if (!if_t.rst_n) begin
44         rd_ptr <= 0;
45         if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if rst it should be low but it still high
46     end
47     else if (if_t.rd_en && count != 0) begin
48         if_t.data_out <= mem[rd_ptr];
49         rd_ptr <= rd_ptr + 1;
50         if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cycle if read it need to be zero
51     end
52     else begin
53         if(if_t.empty && if_t.rd_en )
54             if_t.underflow <= 1;
55         else
56             if_t.underflow <= 0;
57     end
58 end
```

```
60 always @(posedge if_t.clk or negedge if_t.rst_n) begin
61     if (!if_t.rst_n) begin
62         count <= 0;
63     end
64     else begin
65         if ( ((if_t.wr_en, if_t.rd_en) == 2'b10) && !if_t.full)
66             count <= count + 1;
67         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b01) && !if_t.empty)
68             count <= count - 1;
69         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.full) //we need to handle counter in write and read when full
70             count <= count - 1;
71         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.empty) //we need to handle counter in write and read when empty
72             count <= count + 1;
73     end
74 end
75
76 assign if_t.full = (count == if_t.FIFO_DEPTH)? 1 : 0;
77 assign if_t.empty = (count == 0)? 1 : 0;
78 assign if_t.almostfull = (count == if_t.FIFO_DEPTH-1)? 1 : 0; // here it should be 1 not 2
79 assign if_t.almostempty = (count == 1)? 1 : 0;
80
81 endmodule
```


Interface

```
1 interface fifo_if(clk);
2
3 input bit clk;
4
5 parameter FIFO_WIDTH = 16;
6 parameter FIFO_DEPTH = 8;
7
8 logic [FIFO_WIDTH-1:0] data_in;
9 logic rst_n, wr_en, rd_en;
10 logic [FIFO_WIDTH-1:0] data_out;
11 logic wr_ack, overflow;
12 logic full, empty, almostfull, almostempty, underflow;
13
14 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
15
16 endinterface
```

Top module

```
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3 import fifo_test_pkg::*;
4 module top();
5
6 bit clk=0;
7
8 always #100 clk=!clk;
9
10
11 fifo_if if_t(clk);
12 FIFO dut(if_t);
13 bind FIFO Assertions AS(if_t);
14
15 initial begin
16 uvm_config_db #(virtual fifo_if)::set(null,"*", "virtualIf", if_t);
17 run_test("fifo_test");
18 end
19
20
21
22 endmodule
```

Test

```
1 package fifo_test_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 import fifo_sequence_pkg::*;
6 import fifo_env_pkg::*;
7 import fifo_config_pkg::*;
8
9 class fifo_test extends uvm_test;
10     `uvm_component_utils(fifo_test);
11     reset rst_seq;
12     write_sequence write_seq;
13     read_sequence read_seq;
14     write_read write_read_seq;
15     fifo_env env;
16     fifo_config cfg;
17
18     function new(string name = "fifo_test", uvm_component parent = null);
19         super.new(name, parent);
20     endfunction
21
22     function void build_phase(uvm_phase phase);
23         super.build_phase(phase);
24         rst_seq = reset::type_id::create("rst_n");
25         write_seq = write_sequence::type_id::create("write_sequences");
26         read_seq = read_sequence::type_id::create("read_seq");
27         write_read_seq = write_read::type_id::create("write_read");
28         env = fifo_env::type_id::create("env", this);
29         cfg = fifo_config::type_id::create("config");
30
31         if(! uvm_config_db #(virtual fifo_if)::get(this, "", "virtualIf", cfg.vif))
32             `uvm_fatal("build_phase", "cant get virtual interface");
33
34         uvm_config_db #(fifo_config)::set(this, "", "CFG", cfg);
35     endfunction
36
37     task run_phase(uvm_phase phase);
38         super.build_phase(phase);
39         phase.raise_objection(this);
40         `uvm_info("run_phase", "reset sequence has started now", UVM_MEDIUM);
41         rst_seq.start(env.agt.sqr);
42         `uvm_info("run_phase", "write sequence has started now", UVM_MEDIUM);
43         write_seq.start(env.agt.sqr);
44         `uvm_info("run_phase", "read sequence has started now", UVM_MEDIUM);
45         read_seq.start(env.agt.sqr);
46         `uvm_info("run_phase", "write and read sequence has started now", UVM_MEDIUM);
47         write_read_seq.start(env.agt.sqr);
48         `uvm_info("run_phase", "reset sequence has started again", UVM_MEDIUM);
49         rst_seq.start(env.agt.sqr);
50         `uvm_info("run_phase", "write and read sequence has started again for second time", UVM_MEDIUM);
51         write_read_seq.start(env.agt.sqr);
52         phase.drop_objection(this);
53     endtask
54
55
56 endclass
57
58 endpackage
```

environment

```
1 package fifo_env_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import fifo_coverage_pkg::*;
5 import fifo_scoreboard_pkg::*;
6 import fifo_agent_pkg::*;
7
8 class fifo_env extends uvm_component ;
9     `uvm_component_utils(fifo_env);
10     fifo_agent agt;
11     fifo_cov cov;
12     fifo_scoreboard sb;
13
14     function new(string name = "fifo_env", uvm_component parent =null);
15         super.new(name,parent);
16     endfunction
17
18     function void build_phase(uvm_phase phase);
19         super.build_phase(phase);
20         sb=fifo_scoreboard::type_id::create("scoreboard",this);
21         cov=fifo_cov::type_id::create("coverage collector",this);
22         agt=fifo_agent::type_id::create("Agent",this);
23     endfunction
24
25     function void connect_phase(uvm_phase phase);
26         super.connect_phase(phase);
27         agt.agt_p.connect(sb.sb_ep);
28         agt.agt_p.connect(cov.cov_ep);
29     endfunction
30 endclass
31 endpackage
```

Sequences

```
4 import fifo_seq_item_pkg::*;
5 import shared_pkg::*;
6 class reset extends uvm_sequence #(seq_item);
7     `uvm_object_utils(reset);
8     seq_item item;
9     function new(string name = "RESET");
10         super.new(name);
11     endfunction
12     task body();
13         item=seq_item::type_id::create("res") ;
14         start_item(item);
15         item.rst_n=0;
16         finish_item(item);
17     endtask
18 endclass
19
20 class write_sequence extends uvm_sequence #(seq_item);
21     `uvm_object_utils(write_sequence);
22     seq_item item;
23     function new(string name = "MAIN");
24         super.new(name);
25     endfunction
26
27     task body();
28         repeat(10)begin
29             item=new("writing",50,50);
30             start_item(item);
31             assert(item.randomize() with { rst_n==1;rd_en==0;wr_en==1; });
32             finish_item(item);
33         end
34     endtask
35 endclass
```

```

37 class read_sequence extends uvm_sequence #(seq_item);
38     `uvm_object_utils(read_sequence);
39     seq_item item;
40     function new(string name = "MAIN");
41         super.new(name);
42     endfunction
43
44     task body();
45         repeat(10)begin
46             item=new("reading");
47             start_item(item);
48             assert(item.randomize() with { rst_n==1;rd_en==1;wr_en==0;});
49             finish_item(item);
50         end
51     endtask
52 endclass
53
54 class write_read extends uvm_sequence #(seq_item);
55     `uvm_object_utils(write_read);
56     seq_item item;
57     function new(string name = "MAIN");
58         super.new(name);
59     endfunction
60
61     task body();
62         repeat(500)begin
63             item=new("same",50,50);
64             start_item(item);
65             assert(item.randomize() with {rst_n==1;});
66             finish_item(item);
67         end
68     endtask

```

Sequence item

```

1 package fifo_seq_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 class seq_item extends uvm_sequence_item ;
6     `uvm_object_utils(seq_item);
7     parameter FIFO_WIDTH = 16;
8     parameter FIFO_DEPTH = 8;
9
10    rand logic [FIFO_WIDTH-1:0] data_in;
11    rand logic rst_n, wr_en, rd_en;
12    logic [FIFO_WIDTH-1:0] data_out;
13    logic wr_ack, overflow;
14    logic full, empty, almostfull, almostempty, underflow;
15
16    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
17
18    int RD_EN_ON_DIST,WR_EN_ON_DIST;
19
20    function new(string name = "fifo_sequence_item",int RD_EN_ON_DIST_t=30 , int WR_EN_ON_DIST_t=70);
21        super.new(name);
22        RD_EN_ON_DIST=RD_EN_ON_DIST_t;
23        WR_EN_ON_DIST=WR_EN_ON_DIST_t;
24    endfunction
25
26    function string convert2string();
27        return $sformatf("%s reset =%0b data_in=%0b ,wr_en=%0b ,rd_en=%0b ,data_out=%0b ,wr_ack=%0b,overflow=%0b ,full=%0b ,empty=%0b
28        ,almostfull=%0b,almostempty=%0b ,underflow=%0b ",
29        super.convert2string(),rst_n,data_in,wr_en,rd_en,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
30    endfunction
31
32
33    function string convert2string_stimulus();
34        return $sformatf("%s reset =%0b data_in=%0b ,wr_en=%0b ,rd_en=%0b ",
35        super.convert2string(),rst_n,data_in,wr_en,rd_en);
36    endfunction
37
38    constraint x{
39        rst_n dist { 0:= 5 , 1:= 95 };
40        wr_en dist { 1:= WR_EN_ON_DIST , 0:= 100-WR_EN_ON_DIST};
41        rd_en dist { 1:= RD_EN_ON_DIST , 0:= 100-RD_EN_ON_DIST};
42    }

```

Agent

```
11 class fifo_agent extends uvm_agent;
12     `uvm_component_utils(fifo_agent);
13     fifo_driver drv;
14     fifo_sequencer sqr;
15     fifo_monitor mon;
16     uvm_analysis_port #(seq_item) agt_p;
17     fifo_config cfg;
18
19     function new(string name = "shift_reg_agent", uvm_component parent = null);
20         super.new(name, parent);
21     endfunction
22
23     function void build_phase(uvm_phase phase);
24         super.build_phase(phase);
25         drv=fifo_driver::type_id::create("driver", this);
26         mon=fifo_monitor::type_id::create("monitor", this);
27         sqr=fifo_sequencer::type_id::create("sequencer", this);
28         agt_p=new("agent analysis port", this);
29
30         if(!uvm_config_db #(fifo_config)::get(this, "*", "CFG", cfg))
31             `uvm_fatal("build_phase", "cant get configuration object");
32     endfunction
33
34     function void connect_phase(uvm_phase phase);
35         super.connect_phase(phase);
36         drv.seq_item_port.connect(sqr.seq_item_export);
37         mon.mon_p.connect(agt_p);
38         mon.vif=cfg.vif;
39         drv.vif=cfg.vif;
40     endfunction
```

driver

```
1 package fifo_driver_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import fifo_seq_item_pkg::*;
6
7 class fifo_driver extends uvm_driver #(seq_item);
8     `uvm_component_utils(fifo_driver);
9     virtual fifo_if vif;
10     seq_item item;
11
12     function new(string name = "shift_reg_driver", uvm_component parent = null);
13         super.new(name, parent);
14     endfunction
15
16     task run_phase(uvm_phase phase);
17         super.run_phase(phase);
18
19         forever begin
20             item=seq_item::type_id::create("item");
21             seq_item_port.get_next_item(item);
22             vif.data_in=item.data_in;
23             vif.rst_n= item.rst_n;
24             vif.wr_en=item.wr_en;
25             vif.rd_en=item.rd_en;
26             @(negedge vif.clk);
27             seq_item_port.item_done();
28             `uvm_info("run_phase", item.convert2string(), UVM_HIGH);
29         end
30     endtask
31 endclass
32 endpackage
```

Monitor

```
1 package fifo_monitor_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import fifo_seq_item_pkg::*;
6
7 class fifo_monitor extends uvm_monitor;
8   `uvm_component_utils(fifo_monitor);
9   virtual fifo_if vif;
10   seq_item item;
11   uvm_analysis_port #(seq_item) mon_p;
12
13 function new(string name = "fifo monitor", uvm_component parent = null);
14   super.new(name, parent);
15   mon_p = new("monitor port", this);
16 endfunction
17
18 task run_phase(uvm_phase phase);
19   super.run_phase(phase);
20   forever begin
21     item = seq_item::type_id::create("monitor item");
22     @(negedge vif.clk);
23     item.data_in = vif.data_in;
24     item.rst_n = vif.rst_n;
25     item.wr_en = vif.wr_en;
26     item.rd_en = vif.rd_en;
27     // OUTPUT
28     item.data_out = vif.data_out;
29     item.wr_ack = vif.wr_ack;
30     item.overflow = vif.overflow;
31     item.full = vif.full;
32     item.empty = vif.empty;
33
34     item.almostfull = vif.almostfull;
35     item.almostempty = vif.almostempty;
36     item.underflow = vif.underflow;
37     mon_p.write(item);
38     `uvm_info("run_phase", item.convert2string(), UVM_HIGH);
39   end
40 endtask
41
42 endclass
43
44 endpackage
```

Sequencer

```
1 package fifo_sequencer_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import fifo_seq_item_pkg::*;
6 class fifo_sequencer extends uvm_sequencer #(seq_item);
7   `uvm_component_utils(fifo_sequencer);
8
9   function new(string name = "sequencer", uvm_component phase);
10     super.new(name, phase);
11   endfunction
12 endclass
13
14
15 endpackage
```

Configuration object

```
1 package fifo_config_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 class fifo_config extends uvm_object ;
6     `uvm_object_utils(fifo_config);
7     virtual fifo_if vif;
8     function new(string name="config_object");
9         super.new(name);
10    endfunction
11 endclass
12 endpackage
```

Scoreboard

```
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import fifo_seq_item_pkg::*;
6 import shared_pkg::*;
7 class fifo_scoreboard extends uvm_scoreboard;
8     `uvm_component_utils(fifo_scoreboard);
9
10    uvm_tlm_analysis_fifo #(seq_item) sb_fifo;
11    uvm_analysis_export #(seq_item) sb_ep;
12    seq_item seq_item_tb;
13    logic [seq_item::FIFO_WIDTH-1:0] data_out_ref;
14    bit [seq_item::FIFO_WIDTH-1 :0] fifo_modeling[$];
15
16    function new(string name = "fifo_scoreboard", uvm_component parent);
17        super.new(name,parent);
18    endfunction
19
20    function void build_phase(uvm_phase phase);
21        super.build_phase(phase);
22        sb_fifo=new("sb_fifo",this);
23        sb_ep=new("sb_ep",this);
24    endfunction
25
26    function void connect_phase(uvm_phase phase);
27        super.connect_phase(phase);
28        sb_ep.connect(sb_fifo.analysis_export);
29    endfunction
30
31    task run_phase(uvm_phase phase);
32        super.run_phase(phase);
33        forever begin
34            sb_fifo.get(seq_item_tb);
35            reference_model(seq_item_tb);
36            if(data_out_ref != seq_item_tb.data_out)begin
37                `uvm_error("run_phase",$sformatf("failed check stimulus %s while ref out=%0b",seq_item_tb.convert2string,data_out_ref));
38                error_count++;
39            end
40            else correct_count++;
41        end
42    end
43 endtask
44
45    function void report_phase(uvm_phase phase);
46        super.report_phase(phase);
47        `uvm_info("report_phase",$sformatf("total passed cases = %0d and total Failed cases =%0d",correct_count,error_count),UVM_MEDIUM);
48    endfunction
```

```

50 function void reference_model(input seq_item FI_tr);
51     if(!FI_tr.rst_n )begin
52         fifo_modeling.delete();
53     end
54     else begin
55         if(FI_tr.wr_en && FI_tr.rd_en && fifo_modeling.size() == 0)begin
56             fifo_modeling.push_back(FI_tr.data_in);
57         end
58         else if(FI_tr.wr_en && FI_tr.rd_en && fifo_modeling.size() == seq_item_tb.FIFO_DEPTH)begin
59             data_out_ref=fifo_modeling.pop_front();
60         end
61         else if(FI_tr.wr_en && FI_tr.rd_en)begin
62             fifo_modeling.push_back(FI_tr.data_in);
63             data_out_ref=fifo_modeling.pop_front();
64         end
65         else if(FI_tr.wr_en && fifo_modeling.size() != seq_item_tb.FIFO_DEPTH)begin
66             fifo_modeling.push_back(FI_tr.data_in);
67         end
68         else if(FI_tr.rd_en && fifo_modeling.size() != 0)begin
69             data_out_ref=fifo_modeling.pop_front();
70         end
71     end
72 endfunction
73
74 endclass

```

Coverage collector

```

1  package fifo_coverage_pkg;
2
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5  import fifo_seq_item_pkg::*;
6
7  class fifo_cov extends uvm_component;
8      `uvm_component_utils(fifo_cov);
9
10     seq_item item;
11     uvm_tlm_analysis_fifo #(seq_item) cov_fifo;
12     uvm_analysis_export #(seq_item) cov_ep;
13
14     //covergroup
15     covergroup check_state ;
16         Reset:coverpoint item.rst_n{
17             bins low={0};
18             bins high={1};
19         }
20         Writing:coverpoint item.wr_en{
21             bins write_disaple={0};
22             bins write_enaple={1};
23             option.weight=0;
24         }
25         Reading:coverpoint item.rd_en{
26             bins read_disaple={0};
27             bins read_enaple={1};
28             option.weight=0;
29         }

```



```

30     ack_BIN:coverpoint item.wr_ack {
31         bins ack_low={0};
32         bins ack_high={1};
33         option.weight=0;
34     }
35     OF_BIN:coverpoint item.overflow {
36         bins OF_low={0};
37         bins OF_high={1};
38         option.weight=0;
39     }
40     FULL_BIN:coverpoint item.full {
41         bins FULL_low={0};
42         bins FULL_high={1};
43         option.weight=0;
44     }
45     EMPTY_BIN:coverpoint item.empty {
46         bins EMPTY_low={0};
47         bins EMPTY_high={1};
48         option.weight=0;
49     }
50     ALMOSTFULL_BIN:coverpoint item.almostfull {
51         bins AF_low={0};
52         bins AF_high={1};
53         option.weight=0;
54     }
55     ALMOSTEMPTY_BIN:coverpoint item.almostempty {
56         bins AE_low={0};
57         bins AE_high={1};
58         option.weight=0;
59     }

```

```

60     UNDERFLOW_BIN:coverpoint item.underflow {
61         bins UF_low={0};
62         bins UF_high={1};
63         option.weight=0;
64     }
65
66     ACKNOWLEDGE: cross Writing,Reading,ack_BIN{
67         illegal_bins Ack1= binsof(ack_BIN) intersect {1} && binsof(Writing) intersect {0};
68     }
69     OVERFLOW: cross Writing,Reading,OF_BIN{
70         illegal_bins OF1= binsof(OF_BIN) intersect {1} && binsof(Writing) intersect {0};
71         illegal_bins OF2= binsof(OF_BIN) intersect {1} && binsof(Writing) intersect {1} && binsof(Reading) intersect {1};
72     }
73     FULL: cross Writing,Reading,FULL_BIN {
74         illegal_bins full_1= binsof(FULL_BIN) intersect {1} && binsof(Reading) intersect {1};
75     }
76     EMPTY: cross Writing,Reading,EMPTY_BIN{
77         illegal_bins empty_1= binsof(EMPTY_BIN) intersect {1} && binsof(Writing) intersect {1} iff (item.rst_n);
78     }
79     ALMOSTFULL: cross Writing,Reading,ALMOSTFULL_BIN;
80     ALMOSTEMPTY:cross Writing,Reading,ALMOSTEMPTY_BIN;
81     UNDERFLOW: cross Writing,Reading,UNDERFLOW_BIN{
82         illegal_bins UNDERFLOW1=binsof(UNDERFLOW_BIN) intersect {1} && binsof(Writing) intersect {1};
83         illegal_bins UNDERFLOW2=binsof(UNDERFLOW_BIN) intersect {1} && binsof(Writing) intersect {0} && binsof(Reading) intersect {0};
84     }
85     reset_check:cross Reset,ack_BIN,OF_BIN,FULL_BIN,EMPTY_BIN,ALMOSTFULL_BIN,ALMOSTEMPTY_BIN,UNDERFLOW_BIN{
86         bins reset_ch=binsof(Reset.low) && binsof(ack_BIN.ack_low) && binsof(OF_BIN.OF_low) && binsof(FULL_BIN.FULL_low)
87         && binsof(EMPTY_BIN.EMPTY_high) && binsof(ALMOSTFULL_BIN.AF_low) && binsof(ALMOSTEMPTY_BIN.AE_low) && binsof(UNDERFLOW_BIN.UF_low)
88         option.cross_auto_bin_max=0;
89     }
90 endgroup

```

```

93  function new(string name = "fifo_coverage", uvm_component parent =null);
94      super.new(name,parent);
95      check_state=new();
96  endfunction
97
98  function void build_phase(uvm_phase phase);
99      super.build_phase(phase);
100     cov_fifo=new("covarage fifo",this);
101     cov_ep=new("coverage export",this);
102 endfunction
103
104  function void connect_phase(uvm_phase phase);
105     super.connect_phase(phase);
106     cov_ep.connect(cov_fifo.analysis_export);
107 endfunction
108
109  task run_phase(uvm_phase phase);
110     super.run_phase(phase);
111     forever begin
112         cov_fifo.get(item);
113         check_state.sample();
114     end
115
116 endtask
117
118 endclass
119 endpackage

```

Sharedpkg

```

1  package shared_pkg;
2      int error_count, correct_count;
3  endpackage

```

Assertions

```

1  module Assertions (fifo_if if_t);
2      always_comb begin
3          if(!if_t.rst_n) begin
4              rst_check:assert final(dut.wr_ptr==0 && dut.rd_ptr==0 && dut.count==0 && if_t.empty && !if_t.full && !if_t.almostfull && !if_t.almostempty );
5          end
6          if(dut.count==if_t.FIFO_DEPTH)begin
7              full_check:assert final(if_t.full);
8          end
9
10         if(dut.count==if_t.FIFO_DEPTH -1)begin
11             almost_full_check:assert final(if_t.almostfull);
12         end
13         if(dut.count==0)begin
14             empty_check:assert final(if_t.empty);
15         end
16
17         if(dut.count==1)begin
18             almost_empty_check:assert final(if_t.almostempty);
19         end
20     end
21
22
23     property overflow_check;
24     @(posedge if_t.clk) disable iff(!if_t.rst_n) (dut.count == if_t.FIFO_DEPTH && if_t.wr_en && ! if_t.rd_en) |=> (if_t.overflow) ;
25     endproperty
26
27     property underflow_check;
28     @(posedge if_t.clk) disable iff(!if_t.rst_n) (dut.count == 0 && ! if_t.wr_en && if_t.rd_en) |=> (if_t.underflow);
29     endproperty
30

```

```

31 property WRAck_check;
32 @(posedge if_t.clk) disable iff(!if_t.rst_n) (if_t.wr_en && dut.count != if_t.FIFO_DEPTH) |>= (if_t.wr_ack);
33 endproperty
34
35 property internal_WR_check;
36 @(posedge if_t.clk) disable iff(!if_t.rst_n) (if_t.wr_en && !if_t.rd_en && dut.count < if_t.FIFO_DEPTH) |>= ( ( dut.count == $past(dut.count) + 1'b1) && ( dut.wr_ptr== $past(dut.wr_ptr) + 1'b1) );
37 endproperty
38
39 property internal_RE_check;
40 @(posedge if_t.clk) disable iff(!if_t.rst_n) (if_t.rd_en && !if_t.wr_en && dut.count > 0) |>= ( ( dut.count == $past(dut.count) - 1'b1) && (dut.rd_ptr== $past(dut.rd_ptr) + 1'b1) );
41 endproperty
42
43 property internal_WR_RE_full;
44 @(posedge if_t.clk) disable iff(!if_t.rst_n) ( if_t.rd_en && if_t.wr_en && if_t.full) |>= ( dut.count == $past(dut.count) -1'b1 && (dut.rd_ptr== $past(dut.rd_ptr) + 1'b1) );
45 endproperty
46
47 property internal_WR_RE_empty;
48 @(posedge if_t.clk) disable iff(!if_t.rst_n) ( if_t.rd_en && if_t.wr_en && if_t.empty) |>= ( dut.count == $past(dut.count) + 1'b1 && (dut.wr_ptr== $past(dut.wr_ptr) + 1'b1) );
49 endproperty
50
51 property internal_WR_RE;
52 @(posedge if_t.clk) disable iff(!if_t.rst_n) ( if_t.rd_en && if_t.wr_en && !if_t.full && !if_t.empty ) |>= ( dut.count == $past(dut.count) && (dut.rd_ptr== $past(dut.rd_ptr) + 1'b1) && ( dut.wr_ptr
53 endproperty
54
55 OF_check:assert property(overflow_check);
56 UF_check:assert property(underflow_check);
57 ACK_check:assert property(WRAck_check);
58 intWr_check:assert property(internal_WR_check);
59 intRD_check:assert property(internal_RE_check);
60 intWR_RD_WRAssert property(internal_WR_RE);
61 intWR_RD_WR_full:assert property(internal_WR_RE_full);
62 intWR_RD_WR_empty:assert property(internal_WR_RE_empty);
63
64 OF_cover:cover property(overflow_check);
65 UF_cover:cover property(underflow_check);
66 ACK_cover:cover property(WRAck_check);
67 intWr_cover:cover property(internal_WR_check);
68 intRD_cover:cover property(internal_RE_check);
69 intWR_RD_cover:cover property(internal_WR_RE);

```

6-Coverage report

Code coverage

Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	27	27	0	100.0

=====Statement Details=====

Statement Coverage for file FIFO.sv --

1			////////////////////////////////////
2			// Author: Kareem Waseem
3			// Course: Digital Verification using SV & UVM
4			//
5			// Description: FIFO Design
6			//
7			////////////////////////////////////
8			
9			
10			
11			module FIFO(fifo_if if_t);
12			
13			reg [if_t.FIFO_WIDTH-1:0] mem [if_t.FIFO_DEPTH-1:0];
14			
15			reg [if_t.max_fifo_addr-1:0] wr_ptr, rd_ptr;
16			reg [if_t.max_fifo_addr:0] count;
17			
18	1	1024	always @(posedge if_t.clk or negedge if_t.rst_n) begin
19			if (!if_t.rst_n) begin
20	1	4	wr_ptr <= 0;
21	1	4	if_t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle so in next cy
22	1	4	if_t.wr_ack <= 0; // we need to assign zero to this var because if it was high in cycle so in next cy
23			end
24			else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
25	1	461	mem[wr_ptr] <= if_t.data_in;
26	1	461	if t.wr_ack <= 1;

```

Branch Coverage:
  Enabled Coverage      Active      Hits      Misses % Covered
  -----
  Branches              25        25         0    100.0

```

=====Branch Details=====

Branch Coverage for file FIFO.sv --

```

-----IF Branch-----
19                                1024    Count coming in to IF
19              1                  4      if (!if_t.rst_n) begin
24              1                 461      else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
29              1                 559      else begin
Branch totals: 3 hits of 3 branches = 100.0%

-----IF Branch-----
31                                559    Count coming in to IF
31              1                  9      if(if_t.full && if_t.wr_en && ! if_t.rd_en ) begin
35              1                 550      else begin
Branch totals: 2 hits of 2 branches = 100.0%

-----IF Branch-----
47                                1024    Count coming in to IF
47              1                  4      if (!if_t.rst_n) begin
51              1                 453      else if (if_t.rd_en && count != 0) begin
55              1                 567      else begin
Branch totals: 3 hits of 3 branches = 100.0%

-----IF Branch-----
56                                567    Count coming in to IF
56              1                  18      if(if_t.empty && !if_t.wr_en && if_t.rd_en )
58              1                 549      else
Branch totals: 2 hits of 2 branches = 100.0%

```

=====Toggle Details=====

Toggle Coverage for File FIFO.sv --

Line	Node	1H->0L	0L->1H	"Coverage"
15	wr_ptr[2]	1	1	100.00
15	wr_ptr[1]	1	1	100.00
15	wr_ptr[0]	1	1	100.00
15	rd_ptr[2]	1	1	100.00
15	rd_ptr[1]	1	1	100.00
15	rd_ptr[0]	1	1	100.00
16	count[3]	1	1	100.00
16	count[2]	1	1	100.00
16	count[1]	1	1	100.00
16	count[0]	1	1	100.00

```

Total Node Count      =      10
Toggled Node Count    =      10
Intoggled Node Count  =       0

```

```

Toggle Coverage       =    100.0% (20 of 20 bins)

```

--- File: agent.sv

Functional coverage

bin <write_enable,read_enable,AF_low>	199	1	Covered
bin <write_disable,read_disable,AF_high>	26	1	Covered
bin <write_enable,read_disable,AF_high>	31	1	Covered
bin <write_disable,read_enable,AF_high>	13	1	Covered
bin <write_enable,read_enable,AF_high>	38	1	Covered
Cross check_state::ALMOSTEMPTY	100.0%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.0%	100	
bin <write_disable,read_disable,AE_low>	238	1	Covered
bin <write_enable,read_disable,AE_low>	222	1	Covered
bin <write_disable,read_enable,AE_low>	233	1	Covered
bin <write_enable,read_enable,AE_low>	183	1	Covered
bin <write_disable,read_disable,AE_high>	46	1	Covered
bin <write_enable,read_disable,AE_high>	21	1	Covered
bin <write_disable,read_enable,AE_high>	23	1	Covered
bin <write_enable,read_enable,AE_high>	54	1	Covered
Cross check_state::UNDERFLOW	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
bin <write_disable,read_disable,UF_low>	284	1	Covered
bin <write_disable,read_enable,UF_low>	238	1	Covered
bin <write_disable,read_enable,UF_high>	18	1	Covered
bin <write_enable,read_disable,UF_low>	243	1	Covered
bin <write_enable,read_enable,UF_low>	237	1	Covered
illegal_bin UNDERFLOW1	0		ZERO
illegal_bin UNDERFLOW2	0		ZERO
Cross check_state::reset_check	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin reset_ch	2	1	Covered
CLASS fifo_cov			
TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1			
DIRECTIVE COVERAGE:			

Assertions coverage

DIRECTIVE COVERAGE:					
Name	Design Unit	Design UnitType	Lang	File(Line)	Count Status
/top/dut/AS/OF_cover	Assertions	Verilog	SVA	Assertions.sv(64)	9 Covered
/top/dut/AS/UF_cover	Assertions	Verilog	SVA	Assertions.sv(65)	18 Covered
/top/dut/AS/ACK_cover	Assertions	Verilog	SVA	Assertions.sv(66)	460 Covered
/top/dut/AS/intWr_cover	Assertions	Verilog	SVA	Assertions.sv(67)	234 Covered
/top/dut/AS/intrRD_cover	Assertions	Verilog	SVA	Assertions.sv(68)	237 Covered
/top/dut/AS/intrRD_WR_cover	Assertions	Verilog	SVA	Assertions.sv(69)	204 Covered
/top/dut/AS/intWR_RD_WR_empty_cover	Assertions	Verilog	SVA	Assertions.sv(70)	22 Covered
/top/dut/AS/intWR_RD_WR_full_cover	Assertions	Verilog	SVA	Assertions.sv(71)	10 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 8					
ASSERTION RESULTS:					

7-Detected bugs

1- we need to add overflow and Write Acknowledge to reset because if overflow raise to high and then reset asserted so Overflow still high and same for Acknowledge so we need to put it in Reset

2- we need to put in condition statement in overflow that there is no reading with Writing because if full and write and read are asserted in same time Reading is executed

```
18 always @(posedge if_t.clk or negedge if_t.rst_n) begin
19     if (!if_t.rst_n) begin
20         wr_ptr <= 0;
21         if_t.overflow <= 0; // we need to assign zero to this var because if it was high in cycle
22         if_t.wr_ack <= 0; // we need to assign zero to this var because if it was high in cycle
23     end
24     else if (if_t.wr_en && count < if_t.FIFO_DEPTH) begin
25         mem[wr_ptr] <= if_t.data_in;
26         if_t.wr_ack <= 1;
27         wr_ptr <= wr_ptr + 1;
28     end
29     else begin
30         if_t.wr_ack <= 0;
31         if (if_t.full && if_t.wr_en && !if_t.rd_en) begin
32             // we should handle if there is read also
33             if_t.overflow <= 1;
34         end
35         else begin
36             if_t.overflow <= 0;
37         end
38     end
39 end
```

```
27 always @(posedge clk or negedge rst_n) begin
28     if (!rst_n) begin
29         wr_ptr <= 0;
30     end
31     else if (wr_en && count < FIFO_DEPTH) begin
32         mem[wr_ptr] <= data_in;
33         wr_ack <= 1;
34         wr_ptr <= wr_ptr + 1;
35     end
36     else begin
37         wr_ack <= 0;
38         if (full & wr_en)
39             overflow <= 1;
40         else
41             overflow <= 0;
42     end
43 end
```

3-we need to add underflow flag in Always block because in spec it's sequential and add underflow in reset

```

40 always @(posedge if_t.clk or negedge if_t.rst_n) begin
41     if (!if_t.rst_n) begin
42         rd_ptr <= 0;
43         if_t.underflow <= 0; // we need to assign zero to this var because if it was high in cycl
44     end
45     else if (if_t.rd_en && count != 0) begin
46         if_t.data_out <= mem[rd_ptr];
47         rd_ptr <= rd_ptr + 1;
48     end
49     else begin //we need to add underflow because its sequential not combinational
50         if(if_t.empty && !if_t.wr_en && if_t.rd_en )
51             if_t.underflow <= 1;
52         else
53             if_t.underflow <= 0;
54     end
55 end
56 end
57
58
59
60
61 always @(posedge clk or negedge rst_n) begin
62     if (!rst_n) begin
63         rd_ptr <= 0;
64     end
65     else if (rd_en && count != 0) begin
66         data_out <= mem[rd_ptr];
67         rd_ptr <= rd_ptr + 1;
68     end
69 end
70
71

```

4-we need to cover additional states that when writing and reading enabled or disabled at same time


```

60 always @(posedge if_t.clk or negedge if_t.rst_n) begin
61     if (!if_t.rst_n) begin
62         count <= 0;
63     end
64     else begin
65         if ( ((if_t.wr_en, if_t.rd_en) == 2'b10) && !if_t.full)
66             count <= count + 1;
67         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b01) && !if_t.empty)
68             count <= count - 1;
69         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.full) //we need to handle counter in
70             count <= count - 1;
71         else if ( ((if_t.wr_en, if_t.rd_en) == 2'b11) && if_t.empty) //we need to handle counter i
72             count <= count + 1;
73     end
74 end
75
76
77 always @(posedge clk or negedge rst_n) begin
78     if (!rst_n) begin
79         count <= 0;
80     end
81     else begin
82         if ( ((wr_en, rd_en) == 2'b10) && !full)
83             count <= count + 1;
84         else if ( ((wr_en, rd_en) == 2'b01) && !empty)
85             count <= count - 1;
86     end
87 end
88


```

8-Questa snippet


Reset and write sequence



Read sequence



Write and read sequence



9-ASSERTIONS

Feature	Assertion
Check on flags and internal signal on reset	<pre>if(!rst_n) assert final(wr_ptr==0 && rd_ptr==0 && count==0 && empty && !full && !almost full && !almost empty);</pre>
When fifo size = depth Full flag is high	<pre>if(count== FIFO_DEPTH) assert final(full);</pre>
When fifo size = 0 empty flag is high	<pre>if(count==0) assert final(empty)</pre>
When fifo size = 1 almostempty flag is high	<pre>if(count==1) assert final(almost empty)</pre>
When fifo size = depth-1 almostfull flag is high	<pre>if(count== FIFO_DEPTH -1) assert final(almost full)</pre>
When fifo size = depth and there is write overflow flag is high	<pre>@(posedge clk) disable iff(!rst_n) (count == FIFO_DEPTH && wr_en) => (overflow)</pre>
When fifo size = 0 and there is read underflow flag is high	<pre>@(posedge clk) disable iff(!rst_n) (count == 0 && rd_en) => (underflow)</pre>
When fifo is not full wrAck is always high	<pre>@(posedge clk) disable iff(!rst_n) (wr_en && count != FIFO_DEPTH) => (wr_ack)</pre>
If there is write and no read and count != depth so count increase and wr ptr also	<pre>@(posedge clk) disable iff(!rst_n) (wr_en && !rd_en &&count < FIFO_DEPTH) => (count == \$past(count) + 1'b1) && (wr_ptr==\$past(wr_ptr) + 1'b1))</pre>

If there is read and no write and count != 0 so count decrease and read ptr increase	@(posedge clk) disable iff(!rst_n) (rd_en && ! wr_en && count > 0) => (count == \$past(count) - 1'b1) && (rd_ptr== \$past(rd_ptr) + 1'b1));
If there is read and write and full flag high, count decrease and read ptr also	@(posedge clk) disable iff(!if_t.rst_n) (rd_en && wr_en && full) => (count == \$past(count) -1'b1 && (rd_ptr== \$past(rd_ptr) + 1'b1))
If there is read and write and empty high ,count increase and wr ptr also	@(posedge clk) disable iff(!rst_n) (rd_en && wr_en && empty) => (count == \$past(count) + 1'b1 && (wr_ptr== \$past(dut.wr_ptr) + 1'b1));
If there is read and write and empty flag low and full flag low count is constant and wr pointer increase same as read ptr	@(posedge clk) disable iff(!rst_n) (rd_en && wr_en && !full && !empty) => (count == \$past(count) && (rd_ptr== \$past(rd_ptr) + 1'b1) && (wr_ptr== \$past(wr_ptr) + 1'b1));