

Extra Assignment

Reg_config project

Verification plan

1	Label	Description	Stimulus Generation	Functionality Check
2	reg_reset	we assert reset at start of simulation to check the reset values	reset =1 at start of simulation	we check by compare all reg with golden model (associative array)
3	reg_write	here we write values to know if it will be write correctly	write=1 ,data_in with value in for loop and address from enum	-
4	reg_read	we read values of all reg with for loop	write=0, address from enum in for loop	we check by compare all reg with golden model (associative array)
5	reg_reset	we assert reset again to check if value saved in reg not its default value	reset=1	we check by compare all reg with golden model (associative array)

Tb

```
1  typedef enum logic[2:0]{adc0_reg=0,adc1_reg,temp_sensor0_reg,temp_sensor1_reg,analog_test,digital_test,amp_gain,digital_config } reg_values_e;
2  logic [15:0] reset_assoc[string];
3  int error=0,correct=0;
4  logic [15:0] exp_out;
5  module tb;
6
7  bit clk=0;
8  logic reset;
9  logic write;
10 logic [15:0] data_in;
11 logic [2:0] address;
12 logic [15:0] data_out;
13
14 reg_values_e reg_e;
15
16 config_reg TB(.*);
17
18 always #100 clk=!clk;
19
20 initial begin
21     /*reset=0;
22     writing(temp_sensor1_reg,16'hffff);
23     @(negedge clk);
24     reading(temp_sensor1_reg);
25     check_result();
26 */
27     reg_e=reg_e.first();
28
29     assent_rst();
30
```

```

31     @(negedge clk);
32     //writing
33     reg_e=reg_e.first();
34     for(int x=0 ; x<reg_e.num ; x++)begin
35         writing(reg_e,x+45);
36         reg_e=reg_e.next();
37     @(negedge clk);
38     end
39     //reading
40     reg_e=reg_e.first();
41     for(int x=0 ; x<reg_e.num() ; x++)begin
42         reading(reg_e);
43         check_result();
44         reg_e=reg_e.next();
45     end
46
47     writing(temp_sensor1_reg,16'hffff);
48     @(negedge clk);
49     writing(digital_config,16'hffff);
50     @(negedge clk);
51     reading(temp_sensor1_reg);
52     check_result();
53     reading(digital_config);
54     check_result();
55
56     assert_rst();
57
58
59
60     $display("errors = %0d ,correct = %0d 0",error,correct);
61     $stop;

```

```

62     end
63
64     task golden_model();
65         reset_assoc["adc0_reg"]=16'hffff ;
66         reset_assoc["adc1_reg"]=16'h0 ;
67         reset_assoc["temp_sensor0_reg"]=16'h0 ;
68         reset_assoc["temp_sensor1_reg"]=16'h0 ;
69         reset_assoc["analog_test"]=16'hABCD ;
70         reset_assoc["digital_test"]=16'h0 ;
71         reset_assoc["amp_gain"]=16'h0 ;
72         reset_assoc["digital_config"]=16'h1 ;
73     endtask
74
75     task assert_rst();
76         reset=1;
77         golden_model();
78         check_result();
79         reset=0;
80     endtask
81
82
83     task check_rst();
84         reg_e=reg_e.first();
85         for(int i=0 ; i<reg_e.num ; i++)begin
86             address=i;
87             @(negedge clk);
88             if(reset_assoc[reg_e.name] != data_out)begin
89                 $display("@%0t there is error on reset reg=%s .. expect=%0h ,found=%0h", $time,reg_e.name,reset_assoc[reg_e.name],data_out);
90                 error++;
91             end
92         else begin

```

```

92  ✓ else begin
93      |   correct++;
94
95      end
96      reg_e=reg_e.next();
97  end
98  endtask
99
100  task check_result();
101
102  if(reset)
103      check_rst();
104  ✓ else begin
105      @(negedge clk);
106      ✓ if(write==0 && exp_out != data_out)begin
107          $display("@%t there is error on reg=%s .. expect=%0h ,found=%0h", $time, reg_e.name, exp_out, data_out);
108          error++;
109      end
110      ✓ else begin
111          |   correct++;
112      end
113  end
114
115
116  endtask
117

```

```

118  function void writing(reg_values_e address_t, bit [15:0] data_t);
119      write=1;
120      address=address_t;
121      data_in=data_t;
122      reset_assoc[address_t.name]=data_t;
123  endfunction
124
125  function bit [15:0] reading(reg_values_e address_t);
126      write=0;
127      address=address_t;
128      exp_out=reset_assoc[address_t.name];
129  endfunction
130
131  endmodule

```

Founded buges

Bug 1

a) Design Input for Bug to Appear:

Write input 0x0005 to address 0 (adc0_reg)

b) Expected Behavior:

0x0005 like we write


c) Observed Behavior

0x8005 read

d)problem

I think in adc0_reg bit 15 is written always to 0

Simulation



Bug 2

a)Design Input for Bug to Appear:

Write input 0x002a to address 1 (adc1_reg)

b) Expected Behavior:

0x002a like we write

c) Observed Behavior

0x2a00 read

d)problem

I think in adc1_reg it make reverse with 8bit and then packing

+	address	3'h1	0	1				
	clk	1'h0						
+	data_in	16'h002e	002d	002e				
	reset	1'h0						
	write	1'h1						
+	data_out	16'h0000	802d	0000		2e00		

+	address	3'h2	0	1				
	clk	1'h0						
+	data_in	16'h002f	0034					
	reset	1'h0						
	write	1'h1						
+	data_out	16'h0000	8...	2e00				

Bug 3

a) Design Input for Bug to Appear:

Write input 0x002a to address 2 (temp_sensor0_reg)

b) Expected Behavior:

0x002f like we write

c) Observed Behavior

0x005e read

d) problem

I think in temp_sensor0_reg) it make shift left for data_in

+	address	3'h2	2					
	clk	1'h0						
+	data_in	16'h002f	0034					
	reset	1'h0						
	write	1'h1						
+	data_out	16'h0000	005e					

+	address	3'h1	1	2				
	clk	1'h0						
+	data_in	16'h002e	002e	002f				
	reset	1'h0						
	write	1'h1						
+	data_out	16'h0000	2e00	0000		005e		

Bug 4

a) Design Input for Bug to Appear:

assert reset

b) Expected Behavior:

analog_test reg in reset =ABCD

c) Observed Behavior

analog_test reg in reset =ABCC

d)problem

wrong initialize

+	address	3'h5	4				
	clk	1'h0					
+	data_in	16'hxxxx					
	reset	1'h1					
	write	1'hx					
+	data_out	16'h0000	abcc				

Bug 5

a) Design Input for Bug to Appear:

Write input 0x0032 to address 5 (digital_test)

b) Expected Behavior:

0x0032 like we write

c) Observed Behavior

0x0033read

d)problem

I think its take wrong addres 6 instead of 5

+	address	3'h2	4	5			
	clk	1'h0					
+	data_in	16'h002f	0031	0032			
	reset	1'h0					
	write	1'h1					
+	data_out	16'h0000	0031	0000			

+	address	3'h2	5				
	clk	1'h0					
+	data_in	16'h002f	0034				
	reset	1'h0					
	write	1'h1					
+	data_out	16'h0000	0033				

Bug 6

a) Design Input for Bug to Appear:

Write input 0x0033 to address 6 (amp_gain)

b) Expected Behavior:

0x0033 like we write

c) Observed Behavior

0x0032 read

d) problem

I think its take wrong addres 5 instead of 6

+	address	3'h2	5	6			
	clk	1'h0					
+	data_in	16'h002f	0032	0033			
	reset	1'h0					
	write	1'h1					
+	data_out	16'h0000	0000	0032			

+	address	3'h2	6				
	clk	1'h0					
+	data_in	16'h002f	0034				
	reset	1'h0					
	write	1'h1					
+	data_out	16'h0000	0032				

Bug 7

a) Design Input for Bug to Appear:

Write input 0xffff to address 6 (digital_config)

b) Expected Behavior:


0xffff like we write

c) Observed Behavior

0x7fff read

d)problem

I think this reg is only 15 bits



Bug 8

a) Design Input for Bug to Appear:

Write input 0xffff to address 6 (temp_sensor1_reg) then we reset

b) Expected Behavior:

0x0000 as reset value

c) Observed Behavior 0xffff read

d)problem

I think this reg is bit not logic so if we assert reset at beginning it show like its implementation is right but only it s default value

+ address	3'h3	3
clk	1'h0	
+ data_in	16'hffff	ffff
reset	1'h1	
write	1'h0	
+ data_out	16'hffff	ffff

Arbiter

```

8  property prop_1;
9  |   @(posedge clk)($rose(request) |-> ##[2:5] grant);
10 endproperty
11
12 property prop_2;
13 @(posedge clk)( $rose(grant) |-> (!frame && !irdy) );
14 endproperty
15
16 property prop_3;
17 @(posedge clk) ((frame && irdy) |=> !grant);
18 endproperty

```

FSM

```

3  property fsm1;// if we dont have a clock
4  @(cs) $onehot(cs);
5  endproperty
6
7
8
9  property fsm2;
10 @(posedge clk) (cs==IDLE && get_data)|=> (cs==GEN_BLK_ADDR) ##[1:64] (cs==WAIT0);
11 endproperty

```

