Assigment 2 _extra

Array

```
module array ();

bit [11:0] my_array[4];

initial begin

my_array[0] = 12'h012; // 0000 0001 0010

my_array[1] = 12'h345; // 0011 0100 0101

my_array[2] = 12'h078; // 0110 0111 1000

my_array[3] = 12'h0AB; // 1001_1010 1011

foreach(my_array[i])

display("bit number 5,4=%b",my_array[i][5:4]);

for(int i=0;i<$size(my_array);i++)begin

for(int i=0;i<$size(my_array);i++)begin

for(int i=0;i<$size(my_array);i++)begin

and

end

end

end

end

end</pre>
```

```
# bit number 5,4=01
# bit number 5,4=00
# bit number 5,4=11
# bit number 5,4=10
# 01
# 00
# 11
# 10
```

ALU project

Design

```
dule ALU_4_bit(
         input reset,
        input [1:0] Opcode, // The opcode
        input signed [3:0] A, // Input data A in 2's complement
       reg signed [4:0]
                         Alu_out; // ALU output in 2's complement
                         Add
                                        = 2'b00; // A + B
                                       = 2'b01; // A - B
                         Sub
                    Not_A = 2'b10; // ~
ReductionOR_B = 2'b11; // |B
                                         = 2'b10; // ~A
       always @* begin
          case (Opcode)
                            Alu_out = A + B;
                            Alu_out = A - B;
             Sub:
                          Alu_out = ~A;
           Not A:
           ReductionOR B: Alu out = |B;
           default: Alu out = 5'b0;
29
```

Test Bench

```
import pack_file::*;
module ALU_tb ();
bit clk=0;
bit [1:0] Opcode; // The opcode
bit signed [3:0] B; // Input data B in 2's complement
bit signed [4:0] C,c_check; // ALU output in 2's complement
int correct=0,error=0;
ALU_4_bit tb(.*);
always #5 clk =!clk;
transaction tr=new();
    reset=1;
    check_result();
    repeat(50) begin
        assert(tr.randomize());
        reset=tr.reset;Opcode=tr.Opcode;A=tr.A;B=tr.B;
        check_result();
```

```
$display("number of error=%0d , number of correct=%0d",error,correct);
$finish;
task check_result();
   @(negedge clk);
    if(reset)begin
        if(reset && C!=0)begin
            $display("@%0t there an error ",$time); error++;
       else begin
       correct++;
        end
       case (Opcode)
            if(C!=A+B)begin
                $display("@%0t there an error in Addition ",$time); error++;
            else correct++;
            if(C!=A-B)begin
                $display("@%0t there an error in subtraction ",$time); error++;
            else correct++;
```

Do file

```
vlib work
vlog ALU.v ALU_tb.sv pack_file.sv +cover -covercells
vsim -voptargs=+acc work.ALU_tb -cover
add wave *
coverage save ALU_tb.ucdb -onexit -du work.ALU_4_bit
run -all
coverage exclude -src ALU.v -line 26 -code s
coverage exclude -src ALU.v -line 26 -code b
quit -sim

vcover report ALU_tb.ucdb -details -all -output coverage_report.txt
```

Package

Coverage report


```
Statement Coverage:
   Enabled Coverage
                             Active
                                        Hits
                                               Misses % Covered
                                        8
                                               0 100.0
   Stmts
    Statement Coverage for file ALU.v --
                                                module ALU_4_bit(
                                                    input clk,
input reset,
                                                    input [1:0] Opcode, // The opcode input signed [3:0] A, // Input data A in 2's complement input signed [3:0] B, // Input data B in 2's complement
                                                    output reg signed [4:0] C // ALU output in 2's complement
                                                            );
   11
12
13
14
15
16
17
                                                   reg signed [4:0]
                                                                            Alu_out; // ALU output in 2's complement
                                                                            Add = 2'b00; // A + B
Sub = 2'b01; // A - B
Not_A = 2'b10; // ~A
ReductionOR_B = 2'b11; // |B
                                                   localparam
                                                   localparam
                                                   // Do the operation
                                                   always @* begin
case (Opcode)
                                              Misses % Covered
   Enabled Coverage
                             Active
                                        Hits
   Branches
-----Branch Details-----
                                          50
                                              Count coming in to CASE
                                                         Add: Alu_out = A + B;
Sub: Alu_out = A - B;
Not_A: Alu_out = ~A;
ReductionOR_B: Alu_out = |B;
   22
                                          17
                                                Add:
Sub:
   24
                                                     default: Alu_out = 5'b0;
Branch totals: 4 hits of 4 branches = 100.0%
        1 1
                                         52 Count coming in to IF
   32
                                                     else
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
                            Active Covered
                                              Misses % Covered
   Enabled Coverage
                                                  0 100.0
   FEC Condition Terms
Expression Coverage:
Enabled Coverage
                            Active Covered
                                               Misses % Covered
   FEC Expression Terms
FSM Coverage:
Toggle Coverage:
      Enabled Coverage
                                              Active
                                                                Hits
                                                                            Misses % Covered
      -----
      Toggle Bins
                                                                                            100.0
======Toggle Details========================
Toggle Coverage for File ALU.v --
          Line
                                                                   Node
                                                                                 1H->0L
                                                                                                  0L->1H "Coverage"
```


Verification plan




Stimulus Generation Stimulus Generation	Functionality Check
apply reset by setting rst=1 directed on start of the tb then it randomized under constraint that turn Off most of simulation	we check this by check_result task
Randomized in code under constraint that Opcode is ADD 35% of simulation time	we check this by check_result task by ADD A+B and compare the result with Output
Randomized in code under constraint that in CASE ADD A+B is 14 in 30% of simulation time and same A+B is -16 for 30% of simulation time and same and	we check this by check_result task by ADD A+B and compare the result with Output
Randomized in code under constraint that Opcode is SUB 35% of simulation time	we check this by check_result task by ADD A-B and compare the result with Output
$Randomized in code under constraint that in CASE SUBA-B is in 30\% of simulation time \ and \ same A-B is -16 for 30\% of simulation time$	we check this by check_result task by ADD A-B and compare the result with Output
Randomized in code under constraint that in CASE NOTA -> A is 0 for 40% time and A is -1 for 40% of simulation time	we check this by check_result task by invert A bits and compare the result with Output
Randomized in code under constraint that in CASE OR B -> B is 0 for 40% time and B is -1 for 40% of simulation time	we check this by check_result task by invert B bits and compare the result with Output

simulation







FSM project

<u>Design</u>

```
always @(posedge clk or posedge rst) begin

if(rst) begin

users_count <= 0;

end

else begin

if (cs == STORE)

users_count <= users_count + 1;

end

end

assign y = (cs == STORE)? 1:0;
```

Test bench

```
import pack ::*;
    module fsm_tb ();
        bit clk=0, rst, x;
        bit y;
        bit [9:0] users_count;
        int correct=0,error=0;
    always #5 clk =!clk;
14 fsm_transaction tr=new();
16 initial begin
       rst=1;
      check_result(tr);
       repeat(60)begin
          assert(tr.randomize());
            check_result(tr);
        $display("correct=%0d ,error=%0d",correct,error);
26 $finish;
```

Package

Do_file

```
vlib work

vlog FSM_010.v fsm_tb.sv pack.sv +cover -covercells

vsim -voptargs=+acc work.fsm_tb -cover

add wave *

coverage save fsm_tb.ucdb -onexit -du work.FSM_010

run -all

|

coverage exclude -du FSM_010 -togglenode {users_count[3]}

coverage exclude -du FSM_010 -togglenode {users_count[4]}

coverage exclude -du FSM_010 -togglenode {users_count[5]}

coverage exclude -du FSM_010 -togglenode {users_count[6]}

coverage exclude -du FSM_010 -togglenode {users_count[7]}

coverage exclude -du FSM_010 -togglenode {users_count[8]}

coverage exclude -du FSM_010 -togglenode {users_count[9]}

quit -sim

vcover report fsm_tb.ucdb -details -all -output coverage_report.txt
```

verification plan

1	LABEL Description		Stimulus Generation		
2	FSM_reset	verify the output when rst is high	we directed at start of sinulation then we randomize under constraint that it will be off most of time		
3	FSM_INPUT	We verify output y and counter when input X generated	randomized under constraint that X is high for 67% of simulation time		

Functionality Check

we check by send object to check result task and compare with output_expected from golden model task we check by send object to check result task and compare with output_expected from golden model task

Coverage report

```
Branch Coverage:
  Enabled Coverage
                   Active Hits Misses % Covered
                     21 21 0 100.0
-----Branch Details-----
Branch Coverage for file FSM_010.v --
 -----CASE Branch-----
                               70 Count coming in to CASE
  2/ 1
32 1
37 1
                                               STORE:
                                                         ns = IDLE;
  42
                                               default:
Branch totals: 5 hits of 5 branches = 100.0%
               15 Count coming in to IF
          1
  23
                                                     if (x)
  25
                                                     else
Branch totals: 2 hits of 2 branches = 100.0%
                              26 Count coming in to IF
                                                     if (x)
  28
                              13
Branch totals: 2 hits of 2 branches = 100.0%
-----TF Branch------
                              19 Count coming in to IF
                                                      if (x)
Branch totals: 2 hits of 2 branches = 100.0%
```

Toggle Coverage:				
Enabled Coverage	Active	Hits	Misses %	Covered
Toggle Bins	22	22	0	100.0

-----Toggle Details------

Toggle Coverage for File FSM_010.v --

Line	Node	1H->0L	0L->1H	"Coverage"
14	x	1	1	100.00
14	rst	1	1	100.00
14	clk	1	1	100.00
15	٧	1	1	100.00
16	users_count[2]	1	1	100.00
16	users count[1]	1	1	100.00
16	users_count[0]	1	1	100.00
18	ns[1]	1	1	100.00
18	ns[0]	1	1	100.00
18	cs[1]	1	1	100.00
18	cs[0]	1	1	100.00

Total Node Count = 11
Toggled Node Count = 11
Untoggled Node Count = 0

Toggle Coverage = 100.0% (22 of 22 bins)

Total Coverage By File (code coverage only, filtered view): 100.0%

Simulation

