ALSU

Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
      parameter FULL_ADDER = "ON";
      input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
input signed [2:0] A, B;
output reg [15:0] leds;
output reg signed[5:0] out;
    reg signed [1:0] cin_reg;
reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg; //change to signed reg signed [5:0] out_next;
     wire invalid_red_op, invalid_opcode, invalid;
   assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid_red_op | invalid_opcode;
23 valways @(posedge clk or posedge rst) begin
           cin_reg <= 0;
            red_op_B_reg <= 0;
            red_op_A_reg <= 0;</pre>
            bypass_B_reg <= 0;</pre>
            bypass_A_reg <= 0;</pre>
            direction_reg <= 0;</pre>
            serial_in_reg <= 0;
            opcode_reg <= 0;
```

```
opcode_reg <= 0;
    A_reg <= 0;
    B_reg <= 0;
 end else begin
cin_reg <= cin;
    red_op_B_reg <= red_op_B;
    red_op_A_reg <= red_op_A;
    bypass_B_reg <= bypass_B;</pre>
    bypass_A_reg <= bypass_A;</pre>
    direction_reg <= direction;
    serial_in_reg <= serial_in;
    opcode_reg <= opcode;
    A_reg <= A;
    B_reg <= B;
always @(posedge clk or posedge rst) begin
   leds <= 0;
  end else begin
       leds <= ~leds;
```

```
//ALSU output processing always @(posedge clk or posedge rst) begin
 if(rst) begin
   if (bypass_A_reg && bypass_B_reg)
  out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
else if (bypass_A_reg)</pre>
      out <= A_reg;
    else if (bypass_B_reg)
      out <= B_reg;
    else if (invalid) // cahnge the priority of invalid bits after bypass_reg
        out <= 0:
    else begin

case (opcode_reg)
          3'h0: begin //change Opcode to OR not AND
             if (red_op_A_reg && red_op_B_reg)
out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
              else if (red_op_A_reg)
              out <= |A_reg;
              else if (red_op_B_reg)
               out <= |B_reg;
              out <= A_reg | B_reg;
              if (red_op_A_reg && red_op_B_reg)
               out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
              else if (red_op_A_reg)
               out <= ^A reg;
```

```
119 | | | out <= {out_next[0], out_next[5:1]};

120 | end

121 | default: out<=out;

122 | endcase

123 | end

124 | end

125 | out_next<=out;

126 | end

127

128 | endmodule
```

Tb

```
import pack_alsu::*;
module ALSU_tb ();
parameter INPUT_PRIORITY = "B";
parameter FULL_ADDER = "ON";
bit clk=0, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
Opcode_e opcode;
bit signed [2:0] A, B;
bit [15:0] leds;
bit signed [5:0] out;
bit [15:0] leds_exp;
bit signed [5:0] out_exp;
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg signed [1:0] cin_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg; //change to signed
int error =0,correct=0;
bit invalid_t,x1,x2;
bit signed [5:0] last_out=0;
ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY),.FULL_ADDER(FULL_ADDER)) tb (.*);
```

```
always #10 clk=!clk;
transaction tr=new();
                          assert_rst();
                           check_rst();
                           tr.constraint_mode(0);
                             tr.x.constraint_mode(1);
                           repeat(300) begin
                                                      assert(tr.randomize());
                                                      init(tr);
                                                    if(rst)begin
                                                                             check_rst();
                                                                                reset_internal();
                             end
                                                      else begin
                                                                                check_result();
                                                                                sampling(tr);
                                                      end
                             tr.constraint_mode(0);
                             tr.y.constraint_mode(1);
                           rst=0;bypass_A=0;bypass_B=0;red_op_A=0;red_op_B=0;
                             tr.rst.rand\_mode(\emptyset); tr.bypass\_A.rand\_mode(\emptyset); tr.bypass\_B.rand\_mode(\emptyset); tr.red\_op\_A.rand\_mode(\emptyset); tr.bypass\_B.rand\_mode(\emptyset); tr.red\_op\_A.rand\_mode(\emptyset); tr.bypass\_B.rand\_mode(\emptyset); tr.bypass\_B.rand\_mode
                             tr.red_op_B.rand_mode(0);
                             init(tr);
```

```
for(int i=0;i<1000;i++)begin</pre>
        assert(tr.randomize());
        cin=tr.cin;
        direction=direction_reg;
        serial_in=serial_in_reg;
        A=tr.A;
        B=tr.B;
        if('{OR,XOR,ADD,MULT,SHIFT,ROTATE} ==tr.arr)$display("@%0t the wanted sequence is %p",$time,tr.arr);
            foreach(tr.arr[j])begin
                tr.opcode=tr.arr[j];
                opcode=tr.arr[j];
                tr.out=out;
                tr.leds=leds;
                check_result();
                sampling(tr);
            end
    $display("number of correct =%0d ,error=%0d",correct,error);
$stop;
```

```
task check result();
          golden_model();
          @(negedge clk);
          if(out exp!= out && leds exp != leds)begin
              $display("@%t there is error out=%0b ,leds=%0b " ,$time ,tr.out,tr.leds);error++;
              correct++;
      task golden_model();
          if(is_invalid())
              leds_exp= ~leds_exp;
              leds_exp=0;
100
          if(bypass_A_reg && bypass_B_reg)begin
              if (INPUT_PRIORITY== "A")
                  out_exp = A_reg;
              else if (INPUT_PRIORITY== "B")
                  out_exp = B_reg;
              else if(bypass_A) //check on bypass
                      out_exp = A_reg;
110
              else if(bypass_B)
111
                      out_exp = B_reg;
              else if(is_invalid()) begin
```

```
out_exp=0;
case (opcode_reg)
   if(red_op_A_reg && red_op_B_reg && INPUT_PRIORITY== "A")
      out_exp = A_reg;
   else if(red_op_A_reg && red_op_B_reg&& INPUT_PRIORITY== "B")
      out_exp = B_reg;
   else if(red_op_A_reg)
      out_exp = (|A_reg);
   else if(red_op_B_reg)
      out_exp = (|B_reg);
       out_exp = (A_reg|B_reg);
   if(red_op_A_reg && red_op_B_reg && INPUT_PRIORITY== "A")
       out_exp = A_reg;
   else if(red_op_A_reg && red_op_B_reg&& INPUT_PRIORITY== "B")
      out_exp = B_reg;
   else if(red_op_A_reg)
      out_exp = (^A_reg);
    else if(red_op_B_reg)
       out_exp = (^A_reg);
       out_exp = (A_reg^B_reg);
ADD:begin
   if(FULL_ADDER == "ON")
```

```
out_exp= A_reg+B_reg+cin_reg;
           else if(FULL ADDER == "OFF")
               out_exp= A_reg+B_reg;
       end
       MULT:begin
           out_exp= A_reg*B_reg;
       SHIFT:begin
           if(direction_reg)
               out_exp = {out_exp[4:0],serial_in_reg};
           else if(!direction reg)
               out_exp = {serial_in_reg,out_exp[5:1]};
       ROTATE:begin
           if(direction_reg)
               out_exp = {out_exp[4:0],out_exp[5]};
           else if(!direction_reg)
               out_exp = {out_exp[0],out_exp[5:1]};
       endcase
   update internals();
task update internals();
    red_op_A_reg=red_op_A; red_op_B_reg=red_op_B; bypass_A_reg=bypass_A;
   bypass_B_reg=bypass_B; direction_reg=direction; serial_in_reg=serial_in;
   cin_reg=cin;
   opcode_reg=opcode;
   A_reg=A;B_reg=B;
```

```
task assert_rst();
178 🗸
             rst=1;
             @(negedge clk);
              check_rst();
             rst=0;
          task check_rst();
             @(negedge clk);
              if(out!=0 || leds!=0)begin
                error++;$display("@$0t there is error on reset",$time);
             else correct++;
             reset_internal();
          task reset_internal();
             red_op_A_reg=0; red_op_B_reg=0; bypass_A_reg=0; bypass_B_reg=0; direction_reg=0; serial_in_reg=0;
             cin_reg=0;
             opcode_reg=0;
             A_reg=0; B_reg=0; //change to signed
```

```
function bit is_invalid();
   if(opcode_reg==INVALID6 || opcode_reg==INVALID7)
   else if( (opcode_reg>3'b001) && (red_op_A_reg|red_op_B_reg))
       return 1;
function void init(transaction in);
   opcode=tr.opcode;
   A=tr.A;
   B=tr.B;
   rst=tr.rst;
   cin=tr.cin;
   red_op_A=tr.red_op_A;
   red_op_B=tr.red_op_B;
   bypass_A=tr.bypass_A;
   bypass B=tr.bypass B;
   direction=tr.direction;
   serial_in=tr.serial_in ;
   tr.out=out;
   tr.leds=leds;
```

Package

```
package pack_alsu;
typedef enum { OR-0, XOR,ADD,MULT,SHIFT,ROTATE,INVALID6,INVALID7 } Opcode_e;
typedef enum { MAXPOS=3,MAXNEG=-4,ZERO-0}:corner_state_e;

class transaction;
rand bit clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
rand opcode_e opcode;
rand bit tigned [2:0] A, B;
bit [2:0] ones_number-{3'b001,3'b010,3'b100};
rand corner_state_e a_state;
rand corner_state_e a_state;
rand corner_state_e a_state;
bit [3:0] rem_numbers;
bit signed [5:0] out;
bit [3:0] leds;

rand Opcode_e arr[6];

rem_numbers!- MAXPOS||MAXNEG||ZERO;

rst dist {1:=5, 0:=95};

found inside (ones_number);
!(notfound inside (ones_number));

if (opcode ==ADD || opcode== MULT){
    A dist {a_state:=80,rem_numbers:=20};
    B dist {a_state:=80,rem_numbers:=20};
}
if (opcode ==OR || opcode== XOR ){
    if (red_op_A){}
```

```
if(red_op_A){
           A dist {found:=80, notfound:=20};
           B==3'b000;
       else if (red_op_B){
           B dist {found:=80,notfound:=20};
           A==3'b000;
   opcode dist {[OR:ROTATE]:=80,[INVALID6:INVALID7]};
   bypass_A dist {0:=90,1:=10};
   bypass_B dist {0:=90,1:=10};
   unique{arr};
    foreach(arr[i])
       arr[i] inside {[OR:ROTATE]};
covergroup cvr_gp;
   special:coverpoint opcode{
       option.weight=0;
       bins operataions[]={[OR:ROTATE]};
       bins A_data_0={0};
```

```
bins A_data_0={0};
    bins A_data_max={MAXPOS};
    bins A_data_min={MAXNEG};
bins A_data_walkingones[] ={3'b001,3'b010,3'b100} iff (red_op_A);
    bins A_data_default=default;
CB2:coverpoint B{
    bins B_data_0={0};
    bins B_data_max={MAXPOS};
   bins B_data_min={MAXNEG};
bins B_data_walkingones[] ={3'b001,3'b010,3'b100} iff (red_op_B);
    bins B_data_default=default;
A M:coverpoint opcode{
    bins Bins_arith[] ={ADD,MULT};
CB3:coverpoint opcode{
    bins Bins_shift[]={SHIFT,ROTATE};
    bins Bins_arith[] ={ADD,MULT};
    bins Bins_bitwise[] ={OR,XOR};
    illegal_bins Bins_invalid ={INVALID6,INVALID7};
    bins Bins_trans=(OR=>XOR=>ADD=>MULT=>SHIFT=>ROTATE);
corner_case:cross A_M,CB2,CB1{
    ignore_bins walkingA=binsof(CB1.A_data_walkingones);
    ignore_bins walkingB=binsof(CB2.B_data_walkingones);
```

```
Addation:cross cin,special{
   option.cross_auto_bin_max=0;
   bins \ Add\_cin\theta=binsof(special) \ intersect \ \{ADD\} \ \&\& \ binsof(cin) \ intersect \ \{\theta\};
   bins Add_cin1=binsof(special) intersect {ADD}&& binsof(cin) intersect {1};
shift:cross special,serial_in{
   option.cross_auto_bin_max=0;
   bins shift_Si0=binsof(special) intersect {SHIFT} && binsof(serial_in) intersect {0};
   bins shift_Si1=binsof(special) intersect {SHIFT} && binsof(serial_in) intersect {1};
shift rotate:cross CB3,direction{
   bins shu_rot_d0=binsof(CB3.Bins_shift) && binsof(direction) intersect {0};
   bins shu_rot_d1=binsof(CB3.Bins_shift) && binsof(direction) intersect {1};
   option.cross_auto_bin_max=0;
   bins arithA=binsof(CB3.Bins_bitwise) && binsof(CB2.B_data_0) &&binsof(CB1.A_data_walkingones);
   bins arithB=binsof(CB3.Bins_bitwise) && binsof(CB1.A_data_0) &&binsof(CB2.B_data_walkingones);
invalidation:cross red_op_A,red_op_B,special{
option.cross_auto_bin_max=0;
   bins ROpA_notXoR=binsof(special) intersect{[ADD:ROTATE]} && binsof(red_op_A) intersect{1};
   bins ROpB_notXoR=binsof(special) intersect{[ADD:ROTATE]} && binsof(red_op_B) intersect{1};
```

```
function new();
cvr_gp=new();
endfunction

endclass
endpackage
```

Do file

```
| vlib work | vlog ALSU.v ALSU_tb.sv pack_alsu.sv +cover -covercells | vsim -voptargs=+acc work.ALSU_tb -cover | add wave * coverage save ALSU_tb.ucdb -onexit | run -all | coverage exclude -src ALSU.v -line 121 -code b | coverage exclude -src ALSU.v -line 121 -code s | coverage exclude -du ALSU -togglenode {cin_reg[1]} | quit -sim | vcover report ALSU_tb.ucdb -details -all -output coverage_report.txt | vision | vi
```

Verification plan

1	Label	Description	Stimulus Generation	Functionality Check	Functionalit check
2	ALSU_1	we assert reset on start so OUT should be low and led should be low	Directed at the start of the simulation then it randomized under cosntraint to be of high 95 % from time	A checker in the testbench to make sure the output is correct by test function	-
3	ALSU_2	when the byPass_A is asserted OUT take value or reg A igonre Opcode and byPass_B is asserted OUT take value or reg B if Both high so out take input with HIGH priority	Randomized in class under constraint that make bypassA and bypass B is Low 90 % of time	A checker in the testbench to make sure the output is functionally correct by test function	-
4	ALSU_3	when Opcode= 6 or 7 its invalid and if red_op1 or red_op2 is high and OPcode is not or .xor so its invalid case then Output is low	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	we cover this in coverage group with cross coverage when opcode is not or ,xor and reduction is active
5	ALSU_4	when opcode =OR so output is = A when red_opA is high same output = B if this red_op_b high if both high so output check priority and if both low output =A B	Randomized in class under consraints that Opcode is valid most of simulation and also if OR operation so redA and RedB is high together most of simulation and also at least input if RedA is high only A should have at least 1 bit = 1	A checker in the testbench to make sure the output is functionally correct by test function	we cover all Opcodes in from OR to ROTATE and put each one in Bin and and we cover transation from OR to ROTATE and we also we cover all corner casses of A ND B like MAXPOS and MAXNES and ZERO with cross coveerage and when RED_OP is high for values 12 4 and reamaining values we

6	ALSU_5	when opcode =XOR so output is =^A when red_opA is high same output =^B if this red_op_b high if both high so output check priority and if both low output =A^B	Randomized in class under consraints if xOR operation so redA and RedB is high together most of simulation and also at least input if RedA is high only A should have at least 1 bit =1 and same for B	A checker in the testbench to make sure the output is functionally correct by test function	
7	ALSU_6	when opcode =ADD and full adder on so output =A+B+cin if full adder off out=A+B	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	cover with cross coverage when op code is add and cin should be 1 or 0
8	ALSU_7	when opcode =mult so out=A*B	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	cover with cross coverage when op code is mult and inputs take corner cases
9	ALSU_8	when opcode =SHIFT and depend on Direction output will be left or right and serial in	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	
10	ALSU_9	when opcode =ROTATE and depend on Direction output will be rotate left or right	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	

Code Coverage report

70

72

1

1

```
=== File: ALSU.v
Statement Coverage:
                                   Hits Misses % Covered
                                 49 0 100.0
                         49
   Stmts
   -----Statement Details-----
Statement Coverage for file ALSU.v --
                                          module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out); parameter INPUT_PRIORITY = "A"; parameter FULL_ADDER = "ON";
                                          input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in; input [2:0] opcode; input signed [2:0] A, B;
                                          output reg [15:0] leds;
output reg signed[5:0] out;
                                          reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg; reg signed [1:0] cin_reg; reg [2:0] opcode_reg; reg signed [2:0] A_reg, B_reg; //change to signed [2:0] A_reg, b_reg; //change to signed [5:0] out_next;
   10
11
12
13
14
15
16
17
                                          wire invalid_red_op, invalid_opcode, invalid;
                                          assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]); assign invalid_opcode = opcode_reg[1] & opcode_reg[2]; assign invalid = invalid_red_op | invalid_opcode;
                                   6106
Branch Coverage:
   Enabled Coverage
                               Active
                                          Hits Misses % Covered
                                  31
                                           31
                                                     0 100.0
   Branches
-----Branch Details-----
Branch Coverage for file ALSU.v --
-----IF Branch-----
   24
                                    6325 Count coming in to IF
                                                 if(rst) begin
end else begin
   24
                   1
                                           46
   36
                                          6279
                  1
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
   53
                                         6326 Count coming in to IF
                                                   if(rst) begin
   53
                  1
                                           47
                                                  end else begin
   55
                 1
                                          6279
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
  56
                                           6279 Count coming in to IF
                                                  if (invalid)
   56
                                           4138
                   1
   58
              1
                                           2141
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch------
                                        6325 Count coming in to IF
   66
                   1
                                           47
                                                   if(rst) begin
   69
                1
                                           6278
                                                   else begin
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
   70
                                           6278 Count coming in to IF
```

if (bypass_A_reg && bypass_B_reg)

else if (bypass_A_reg)

2

19

Toggle Coverage:

Enabled Coverage	ACCIVE	HITS	HISSES	% Covered
Toggle Bins	130	130	9	100 0

-----Toggle Details-----

Toggle Coverage for File ALSU.v --

"Coverage"	0L->1H	1H->0L	Node	Line
100.00	1	1	serial_in	4
100.00	1	1	rst	4
100.00	1	1	red_op_B	4
100.00	1	1	red op A	4
100.00	1	1	direction	4
100.00	1	1	clk	4
100.00	1	1	cin	4
100.00	1	1	bypass_B	4
100.00	1	1	bypass_A	4
100.00	1	1	opcode[2]	5
100.00	1	1	opcode[1]	5
100.00	1	1	opcode[0]	5
100.00	1	1	B[2]	6
100.00	1	1	B[1]	6
100.00	1	1	В[0]	6
100.00	1	1	A[2]	6
100.00	1	1	A[1]	6
100.00	1	1	A[0]	6
100.00	1	1	leds[9]	7

Function Coverage report


COVERGROUP COVERAGE:			
Covergroup	Metric	Goal	Status
TYPE /pack alsu/transaction/cvr_gp	100.0%	100	Covered
covered/total bins:	63	63	
missing/total bins:	0	63	
% Hit:	100.0%	100	
Coverpoint cvr gp::special	0.0%	100	ZERO
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
Coverpoint cvr gp::CB1	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
Coverpoint cvr_gp::CB2	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
Coverpoint cvr gp::A M	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
Coverpoint cvr gp::CB3	100.0%	100	Covered
covered/total bins:	7	7	
missing/total bins:	0	7	
% Hit:	100.0%	100	
Coverpoint cvr gp::red op A	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
Coverpoint cvr_gp::red_op_B	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
Coverpoint cvr gp::direction	100.0%	100	Covered


covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Covered Coverpoint cvr_gp::direction 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered Coverpoint cvr_gp::cin 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 0 18 18 missing/total bins: 0 18 18 % Hit: 100.0% 100 Covered covered/total bins: 0 2 2 missing/total bins: 0 2 2	Coverpoint cvr_gp::red_op_B	100.0%	100	Covered
% Hit: 100.0% 100 Covered Coverpoint cvr_gp::direction 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 0 2 2 missing/total bins: 0 2 2 covered/total bins: 0 2 2 missing/total bins: 0 2 2 missing/total bins: 0 100 Covered covered/total bins: 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 <td>covered/total bins:</td> <td>2</td> <td>2</td> <td></td>	covered/total bins:	2	2	
Coverpoint cvr_gp::direction 190.0% 190 Covered covered covered covered covered covered covered bins: 2 2 2 2 missing/total bins: 0 2 % Hit: 190.0% 190 Covered covered covered covered covered bins: 2 2 2 2 2 2 2 2 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Coverpoint cvr_gp::serial_in 160.0% 160 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 160.0% 160 Coverpoint cvr_gp::cin 160.0% 160 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 160.0% 160 Crpss cvr_gp::corner_case 160.0% 160 covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 160.0% 160 Cross cvr_gp::Addation 160.0% 160 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 160.0% 160 Cross cvr_gp::shift_rotate 160.0% 160 covered/total bins: 0 2 % Hit:	% Hit:	100.0%	100	
missing/total bins: 0 2 % Hit: 100.0% 100 Coverpoint cvr_gp::serial_in 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 0 2 2 2 missing/total bins: 0 2 2 2 2 2 2 3 4 100 Covered Covered Covered 100 Covered Covered 100 Covered Covered 100	Coverpoint cvr gp::direction	100.0%	100	Covered
% Hit: 100.0% 100 Coverpoint cvr_gp::serial_in 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 0 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 18 18 18 missing/total bins: 0 18 2 2 covered/total bins: 0 180 Covered Covered covered/total bins: 0 2 2 2 2 missing/total bins: 0 2 2 2 2 2 4 100 Covered	covered/total bins:	2	2	
Coverpoint cvr_gp::serial_in 100.0% 100 Covered covered covered covered covered bins: 2 2 2 2 2 2 3 3 4 100 Covered covered bins: 100.0% 100 Covered covered covered bins: 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 4 100 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 <td>missing/total bins:</td> <td>0</td> <td>2</td> <td></td>	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Coverpoint cvr_gp::cin 100.0% 100 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Covered covered/total bins: 18 18 missing/total bins: 0 18 4 % Hit: 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered cross cvr_gp::shift_rotate 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2	% Hit:	100.0%	100	
missing/total bins: 0 2 % Hit: 100.0% 100 Coverpoint cvr_gp::cin 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 18 18 18 missing/total bins: 0 18 3 % Hit: 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 4 % Hit: 100.0% 100 Covered Covered covered/total bins: 2 2 2 2 % Hit: 100.0% 100 Covered Covered cross cvr_gp::shift_rotate 100.0% 100 Covered cross cvr_gp::shift_rotate 100.0% 100 Covered cross cvr_gp::walkingones 100.0% 100 Covered	Coverpoint cvr gp::serial in	100.0%	100	Covered
% Hit: 100.0% 100 Coverpoint cvr_gp::cin 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 % Hit: 100.0% 100 Covered covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift 100.0% 100 covered/total bins: 0 2 missing/total bins: 0 2 whit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 covered/total bins: 0 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 covered/total bins: 0 2 <td>covered/total bins:</td> <td>2</td> <td>2</td> <td></td>	covered/total bins:	2	2	
Coverpoint cvr_gp::cin 190.0% 190 Covered covered covered covered covered covered bins: 2 2 2 2 2 missing/total bins: 190.0% 190 Covered covered covered bins: 180.0% 190 Covered covered covered bins: 181 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 100 100 Covered 100 100 Covered 100 100 Covered 100 100 100 Covered 1	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Crpss cvr_gp::corner_case 160.0% 100 covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 100.0% 100 Covered covered/total bins: 2 2 Covered Covered <td>% Hit:</td> <td>100.0%</td> <td>100</td> <td></td>	% Hit:	100.0%	100	
missing/total bins: 0 2 % Hit: 100.0% 100 Crpss cvr_gp::corner_case 100.0% 100 covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift 100.0% 100 covered/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 covered/total bins: 2 2 missing/total bins: 0 2 whit: 100.0% 100 Covered c	Coverpoint cvr gp::cin	100.0%	100	Covered
% Hit: 100.0% 100 Covered Cross cvr_gp::corner_case 100.0% 100 Covered covered/total bins: 18 18 18 missing/total bins: 0 18 100 100 Cross cvr_gp::Addation 100.0% 100 Covered 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 100 00 Covered 0 2 3 4 100 00 Covered 0 2 4 100 00 Covered 0 2 4 100 00 Covered 0 0 2 4 100 00 Covered 0 0 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		2	2	
Crbss cvr_gp::corner_case 100.0% 100 Covered covered covered covered covered bins: 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18 18	missing/total bins:	0	2	
covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 100 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 4 100 4 100 Covered 2 2 4	% Hit:	100.0%	100	
covered/total bins: 18 18 missing/total bins: 0 18 % Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 100 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 2 3 4 100 Covered 2 2 4 100 4 100 Covered 2 2 4	Cross cvr gp::corner case	100.0%	100	Covered
% Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 4 100 100 Covered 100 Covered 100 Covered 100 Covered 100 Covered 100 100 100 Covered 100 100 Covered 100 100 100 Covered 100 100 Covered 100 100 100 Covered 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 </td <td></td> <td>18</td> <td>18</td> <td></td>		18	18	
% Hit: 100.0% 100 Cross cvr_gp::Addation 100.0% 100.0% 100 covered/total bins: 2 2 2 missing/total bins: 0 2 2 100 % Hit: 100.0% 100 Covered 100 100 Covered 2 2 2 2 100 100 Covered 100 100 100 Covered 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 </td <td>missing/total bins:</td> <td>0</td> <td>18</td> <td></td>	missing/total bins:	0	18	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	% Hit:	100.0%	100	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Cross cvr gp::Addation	100.0%	100	Covered
% Hit: 100.0% 100 Covered Cross cvr_gp::shift 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 2 100 00 Cross cvr_gp::shift_rotate 100.0% 100 Covered 2 2 2 100 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0		2	2	
% Hit: 100.0% 100 Covered Covered/total bins: 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 100 Covered 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 </td <td>missing/total bins:</td> <td>0</td> <td>2</td> <td></td>	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		100.0%	100	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Cross cvr gp::shift	100.0%	100	Covered
% Hit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 4 100 100 Covered 100 Covered 100 Covered 100 Covered 100 Covered 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100		2	2	
% Hit: 100.0% 100 Cross cvr_gp::shift_rotate 100.0% 100 Covered covered/total bins: 2 2 2 missing/total bins: 0 2 4 100 100 Covered 100 Covered 100 Covered 100 Covered 100 Covered 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 Covered covered/total bins: 2 2 2 100.0% 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 <td></td> <td>100.0%</td> <td>100</td> <td></td>		100.0%	100	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 Covered covered/total bins: 2 2 2 2 3 3 4 100 100 100 100 100 Covered 100.0% 100 100 100.0% 100 100.0% 100 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0% 100.0	Cross cvr gp::shift rotate	100.0%	100	Covered
% Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::invalidation 100.0% 100 Covered		2	2	
% Hit: 100.0% 100 Cross cvr_gp::walkingones 100.0% 100 Covered covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::invalidation 100.0% 100 Covered	missing/total bins:	0	2	
covered/total bins: 2 2 missing/total bins: 0 2 % Hit: 100.0% 100 Cross cvr_gp::invalidation 100.0% 100 Covered	% Hit:	100.0%	100	
covered/total bins: 2 missing/total bins: 0 % Hit: 100.0% Cross cvr_gp::invalidation 100.0% 100.0% 100 Covered	Cross cvr gp::walkingones	100.0%	100	Covered
% Hit: 100.0% 100 Cross cvr_gp::invalidation 100.0% 100 Covered		2	2	
% Hit: 100.0% 100 Cross cvr_gp::invalidation 100.0% 100 Covered	missing/total bins:	0	2	
		100.0%	100	
	Cross cvr gp::invalidation	100.0%	100	Covered
		2	2	


Cross cvr_gp::invalidation	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
CLASS transaction			
Covergroup instance \/pack_alsu::transaction::cvr_g	•		
	100.0%	100	Covered
covered/total bins:	63	63	
missing/total bins:	0	63	
% Hit:	100.0%	100	
Coverpoint special [1]	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin operataions[OR]	1038	1	Covered
bin operataions[XOR]	1036	1	Covered
bin operataions[ADD]	1027	1	Covered
bin operataions[MULT]	1039	1	Covered
bin operataions[SHIFT]	1047	1	Covered
bin operataions[ROTATE]	1044	1	Covered
Coverpoint CB1	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	9	5	
% Hit:	100.0%	100	
bin A data 0	797	1	Covered
bin A_data_max	825	1	Covered
bin A data min	709	1	Covered
bin A data walkingones[1]	830	1	Covered
bin A_data_walkingones[2]	759	1	Covered
default bin A_data_default	2282	_	Occurred
Coverpoint CB2	100.0%	100	Covered
covered/total bins:	5	5	Sovereu
missing/total bins:	0	5	
% Hit:	100.0%	100	
bin B data 0	837	1	Covered
bin B data max	863	1	Covered
	831	1	Covered
bin B_data_min bin B data walkingones[1]	831	1	Covered
niu g_dara_markiuRouez[i]	9	1	covered

```
Cross shift_rotate
covered/total bins:
missing/total bins:
                                                                           100.0%
                                                                                                        Covered
    % Hit:
bin shu_rot_d0
bin shu_rot_d1
Cross walkingones
                                                                           100.0%
                                                                                              100
                                                                             1092
                                                                                                        Covered
                                                                                                       Covered
Covered
                                                                               999
                                                                           100.0%
                                                                                              100
          covered/total bins:
missing/total bins:
                                                                           100.0%
          % Hit:
                                                                                              100
     bin arithA
bin arithB
Cross invalidation
                                                                                                        Covered
                                                                                58
                                                                                                       Covered
Covered
          covered/total bins:
          missing/total bins:
                                                                           100.0%
          % Hit:
                                                                                              100
                                                                                                        Covered
          bin ROpB_notXoR
                                                                                87
                                                                                                       Covered
[1] - Does not contribute coverage as weight is \boldsymbol{\theta}
TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1
ASSERTION RESULTS:
                                                        Failure Pass
Count Count
Name
                           File(Line)
```

Simulation







E<u>x</u>**2**

```
32 endproperty
      a1:assert property(x1);
a1_c:cover property(x1);
a2:assert property(x2);
a2_c:cover property(x2);
      a3:assert property(x3);
a3_c:cover property(x3);
      a4:assert property(x4);
a4_c:cover property(x4);
      a5:assert property(x5);
a5_c:cover property(x5);
      initial begin
        a=1;b=0;c=0;Y='d1;
            repeat(2)@(negedge clk);
            a=1;b=1;
            repeat(2)@(negedge clk);
            c=1;Y=0;d=4'b0000;valid=1;
            repeat(2)@(negedge clk);
            valid=0;
            repeat(2)@(negedge clk);
            $stop;
       endmodule
```

	/Assertion_ex2/a1	Concurrent	SVA	Enable on	0	1	-	0B	0B	0 ns	
⊕-∆	/Assertion_ex2/a2	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	
⊕-▲	/Assertion ex2/a3	Concurrent	SVA	on	6	0	-	0B	OB	0 ns	
	/Assertion ex2/a4	Concurrent	SVA	on	4	1	-	0B	0B	0 ns	
	/Assertion ex2/a5	Concurrent	SVA	on	5	1	_	0B	0B	0 ns	

Priority encoder

design

<u>Tb</u>

VERIFICATION PLAN

1	Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
2	PRIORTY_	When the reset is asserted, the output valid value should be low and Y dont care	Directed at the start of the simulation	check with concurent assertion on output	A checker in the testbench to make sure the output is correct
3	PRIORTY_	we assert D to number from 0 to 15 with FOR LOOP but Y still dont care and Valid still 0 because reset is HIGH	Directed at the simulation	check with concurent assertion on output	A checker in the testbench to make sure the output is correct
4	PRIORTY_	we assert the reset to 0 to see the stimulus on Output Y and valid	Directed at the simulation	check with concurent assertion on output	A checker in the testbench to make sure the output is correct
5	PRIORTY_	we assert D to number from 0 to 15 with FOR LOOP and check output Y and valid according to if D[0]=1yY=2'b11 ,valid=1'b1 else D[1]=1 ->Y=2'b01 ,valid=1'b1 else D[3]=1 ->Y=2'b00 ,valid=1'b1 else if D=0 ->Y=2'bxx ,valid=1'b0	Directed at the simulation	check with concurent assertion on output	A checker in the testbench to make sure the output is correct

<u>interface</u>

```
interface if_pe(clk);
input bit clk;
logic rst;
logic [3:0] D;
logic [1:0] Y;
logic valid;

modport DUT (input clk,rst,D,output Y,valid);
modport TB (output clk,rst,D,input Y,valid);
modport Assertions (input clk,rst,D,output Y,valid);
endinterface
```

assertions

```
module asser(if_pe.Assertions if_t);
   property rst;   
@(negedge if_t.clk) if_t.rst==1'b1 |-> ( if_t.Y==2'b00 && if_t.valid ==1'b0); endproperty
   property valid_bit;
   property Bit_0;
@(negedge if_t.clk) disable iff(if_t.rst)
   if_t.D[0] |-> if_t.Y==2'b11;
endproperty
   property Bit_1;
@(negedge if_t.clk) disable iff(if_t.rst)
       (if t.D[1] && ! if t.D[0]) |-> if t.Y==2'b10;
      negedge if_t.clk) disable iff(if_t.rst)
(if_t.D[2] && !if_t.D[1] && ! if_t.D[0] ) |-> if_t.Y==2'b01;
    rst check:assert pr
                                (rst)else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if_t.rst,(if_t.Y | if_t.valid) ,if_t.D,if_t.Y);
                                     y (valid_bit)else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if_t.rst,($countones(if_t.D) > 0),if_t.D,if_t.Y);
     valid_bit_check:assert p
                           perty (Bit 0) else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if_t.rst,$countones(if_t.D),if_t.D,if_t.Y);
                                (Bit_1) else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if_t.rst,$countones(if_t.D),if_t.D,if_t.Y);
     output_c1:assert
                                (Bit 2) else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if t.rst,$countones(if t.D),if t.D,if t.Y);
     output c2:assert
                                (Bit 3) else $error("reset=%0d,valid=%0d,D=%0d,y=%0d",if_t.rst,$countones(if_t.D),if_t.D,if_t.Y);
     output_c3:assert p
     rst_check_cover:cover property (rst);
40 valid_bit_check_cover:cover property (valid_bit);
42 output check cover0:cover p
                                          (Bit 0);
```

<u>Top</u>

46 endmodule

output check cover1:cover

output_check_cover2:cover

output_check_cover3:cover p

(Bit 1);

(Bit_2);

(Bit_3);

```
module top();
bit clk=0;

always #5 clk=!clk;

if_pe if_t(clk);
priority_enc dut(if_t);
priority_enc_tb tb(if_t);
asser ASV(if_t);

endmodule
```

Do file

```
vlib work
vlog *v +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave *
coverage save priroty_encoder_tb.ucdb -onexit
run -all
quit -sim
vcover report priroty_encoder_tb.ucdb -details -all -output coverage_report.txt
```

Code coverage

```
=== File: priority_enc.sv
Statement Coverage:
  Enabled Coverage
                          Active Hits Misses % Covered
                                      8
   Stmts
                             8
                                             0 100.0
-----Statement Details-----
Statement Coverage for file priority_enc.sv --
   1
                                             module priority_enc (if_pe.DUT if_t);
   2
   3
                 1
                                        19
                                             always @(posedge if_t.clk) begin
                                              if (if_t.rst) begin
   5
                                        3
                 1
                                                 if_t.Y <= 2'b0;
   6
                                         3
                                                 if_t.valid<=1'b0;
   7
                                                 end
                                               else
   9
                                               begin
   10
                                                casex (if_t.D)
                                                       4'b1000: if_t.Y <= 0;//2'b00 1
                 1
                                        1
   11
   12
                                        2
                                                       4'bX100: if_t.Y <= 1;//2'b01 1
                                                       4'bXX10: if_t.Y <= 2;//2'b10 1
   13
                                        4
                 1
   14
                 1
                                        8
                                                       4'bXXX1: if_t.Y <= 3;//2'b11 1
   15
                                                endcase
   16
                 1
                                        16
                                                if_t.valid <= (~|if_t.D)? 1'b0: 1'b1;
   17
                                                end
   18
                                              end
   19
                                              endmodule
```

	Active			Covered	
Branches	7	7		100.0	
	=====Branch [Details===			
ranch Coverage for file pr	riority_enc.sv	/			
	IF 6				
4 4 1		19 3		oming in to f_t.rst) beg	
8 1		16	else	, 50, 508	5-11
ranch totals: 2 hits of 2	branches = 10				
	CASI	E Branch			
10		16	Count c	oming in to	CASE
11 1		1		4'b1000:	if_t.Y <= 0;//2'b00
12 1		2		4'bX100:	if_t.Y <= 1;//2'b01
13 1		4			if_t.Y <= 2;//2'b10
14 1		8		4'bXXX1:	if_t.Y <= 3;//2'b11
		1	All Fal	se Count	-
ondition Coverage: Enabled Coverage		Covered			
FEC Condition Terms expression Coverage:	0	0		100.0	
Enabled Coverage	Active	Covered		Covered	
FEC Expression Terms	0	0			
SM Coverage: Enabled Coverage	Active	Hits	Misses %	Covered	
oggle Coverage: Enabled Coverage	Active	Hits	Misses % C	overed	
Toggle Bins	0	0		100.0	
	====Toggle De	tails====			====
oggle Coverage for File pri	ioi rey_ene.sv				
			411 - 01	01 . 411	11.6
oggle Coverage for File pri Line				0L->1H	
Line	0				
Line otal Node Count =					
Line otal Node Count = oggled Node Count =	0				
Line Total Node Count = Toggled Node Count = Intoggled Node Count =	0 0 0				
Line Total Node Count = Toggled Node Count = Intoggled Node Count =	0 0 0 100.0% (0 of	0 bins)			
Line Total Node Count = Toggled Node Count = Toggled Node Count = Toggle Coverage = Toggle Coverage =	0 0 0 100.0% (0 of	0 bins)			
Line Total Node Count = Toggled Node Count = Toggled Node Count = Toggle Coverage = Toggle Coverage = Tile: priority_enc_tb.sv	0 0 0 100.0% (0 of	0 bins)			
Total Node Count = Toggled Node Count = Untoggled Node Count = Toggle Coverage =	0 0 0 100.0% (0 of	0 bins)			

assertions

DIRECTIVE COVERAGE:


Name		Design UnitType	Lang	File(Line)	Count Status
/top/ASV/rst_check_cover /top/ASV/valid_bit_check_cover	asser	Verilog	SVA	asser.sv(39) asser.sv(40)	2 Covered 14 Covered
<pre>/top/ASV/output_check_cover0 /top/ASV/output_check_cover1</pre>	asser	Verilog	SVA	asser.sv(42) asser.sv(43)	7 Covered 4 Covered
<pre>/top/ASV/output_check_cover2 /top/ASV/output_check_cover3</pre>		_		asser.sv(44) asser.sv(45)	2 Covered 1 Covered


TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 6

ASSERTION RESULTS:

Name	File(Line)	Failure Count	Pass Count
/top/ASV/rst_check /top/ASV/valid_bit_c		0	1
	asser.sv(32)	0	1
/top/ASV/output_c0	asser.sv(34)	0	1
/top/ASV/output_c1	asser.sv(35)	0	1
/top/ASV/output_c2	asser.sv(36)	0	1
/top/ASV/output_c3	asser.sv(37)	0	1

Total Coverage By File (code coverage only, filtered view): 100.0%





ALU

Design

Tb

```
import pack_file::*;
     module ALU_tb (if_d.TB if_t);
     transaction tr=new();
     initial begin
         if_t.reset=1;
         @(negedge if_t.clk);
         if_t.A=0;if_t.B=0;if_t.Opcode=0;
         if_t.reset=0;
         repeat(50) begin
             assert(tr.randomize());
             if_t.reset=tr.reset;
             if_t.Opcode=tr.Opcode;
             if t.A=tr.A;
             if_t.B=tr.B;
         @(negedge if_t.clk);
     $stop;
20
     end
     endmodule
```

VERIFICATION PLAN

7	Label	Description	Stimulus Generation	Functionality Check
2	reset	When the reset is asserted, the output adder value should be low the we assert reset to low	Directed at the start of the simulation	check with concurent assertion on reset
3	ADD_1	When A is asserted to Max postive number and B asserted to Max negative number and OPcode is add the output C should be equal -1	Directed at the simulation at time 20	check with concurent assertion for output on addition
4	SUB_1	When A is asserted to Max postive number and B asserted to Max negative number and OPcode is SUB the output C should be equal 15	Directed at the simulation at time 30	check with concurent assertion for output on subtraction
5	ADD_2	When A is asserted to Max postive number and B asserted to Max posetive number and OPcode is ADD the output C should be equal 14	Directed at the simulation at time 30	check with concurent assertion for output on addition
6	SUB_2	When A is asserted to Max postive number and B asserted to Max posetive number and OPcode is SUB the output C should be equal 0	Directed at the simulation at time 40	check with concurent assertion for output on subtraction
7	ADD_3	When A is asserted to Max negative number and B asserted to Max negative number OP=ADD the output C should be equal -16	Directed at the simulation at time 50	check with concurent assertion for output on addition
8	SUB_3	When A is asserted to Max negative number and B asserted to Max negative number and OPcode =SUB the output C should be equal 0	Directed at the simulation at time 60	check with concurent assertion for output on subtraction

	ADD_4	negative number and B asserted to Max postive number OP=ADD the output C should be equal -1	simulation at time 70	on addition
10	SUB_4	When A is asserted to Max negative number and B asserted to Max postive number OP=SUB the output C should be equal -15	Directed at the simulation at time 80	check with concurent assertion for output on subtraction
11	ADD_5	When A is asserted to Zero number and B asserted to Max negative number OP = ADD the output C should be equal -8	Directed at the simulation at time 90	check with concurent assertion for output on addition
12	SUB_5	When A is asserted to Zero number and B asserted to Max negative number OP = SUB the output C should be equal 8	Directed at the simulation at time 100	check with concurent assertion for output on subtraction
13	ADD_6	When A is asserted to zero number and B asserted to Max positive number OP=ADD the output C should be equal 7	Directed at the simulation at time 110	check with concurent assertion for output on addition
14	SUB_6	When A is asserted to zero number and B asserted to Max positive number OP=SUB the output C should be equal -7	Directed at the simulation at time 120	check with concurent assertion for output on subtraction
15	ADD_7	When A is asserted to Max positive number and B asserted to Zero number OP=ADD the output C should be equal 7	Directed at the simulation at time 130	check with concurent assertion for output on addition
16	SUB_7	When A is asserted to Max positive number and B asserted to Zero number OP=SUB the output C should be equal 7	Directed at the simulation at time 140	check with concurent assertion for output on subtraction
17	ADD_8	When A is asserted to Max negative number and B asserted to zero number OP = ADD the output C should be equal -8	Directed at the simulation at time 150	check with concurent assertion for output on addition

18	SUB_8	When A is asserted to Max negative number and B asserted to zero number OP = SUB the output C should be equal -8	Directed at the simulation at time 160	check with concurent assertion for output on subtraction
19	ADD_9	When A is asserted to zero number and B asserted to zero number OP=ADD the output C should be equal 0	Directed at the simulation at time 170	check with concurent assertion for output on addition
20	SUB_9	When A is asserted to zero number and B asserted to zero number OP=SUB the output C should be equal 0	Directed at the simulation at time 180	check with concurent assertion for output on subtraction
21	Not_A_1	When A is asserted to zero OP=NOT_A the output C should be equal -1	Directed at the simulation at time 190	check with concurent assertion for output on NOT
22	Not_A_2	When A is asserted to -1 OP=NOT_A the output C should be equal 0	Directed at the simulation at time 200	check with concurent assertion for output on NOT
23	Not_A_3	When A is asserted to MAXNEG OP=NOT_A the output C should be equal MAXPOS	Directed at the simulation at time 210	check with concurent assertion for output on NOT
24	Not_A_4	When A is asserted to MAXPOS OP=NOT_A the output C should be equal MAXNEG	Directed at the simulation at time 220	check with concurent assertion for output on NOT
25	Reduction_	When B is asserted to Zero OP=REDUCTION_OR the output C should be equal ZERO	Directed at the simulation at time 230	check with concurent assertion for output on REDUCTION
26	Reduction_	When B is asserted to MAXPOS OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 240	check with concurent assertion for output on REDUCTION
27	Reduction_	When B is asserted to MAXNEG OP=REDUCTION_OR the output C should be equal ONE	Directed at the simulation at time 250	check with concurent assertion for output on REDUCTION

28	Reduction_	When B is asserted to -1 OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 260	check with concurent assertion for output on REDUCTION
29	Reduction_	When B is asserted to 1 OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 270	check with concurent assertion for output on REDUCTION
30	RESET	When the reset is asserted, the output adder value should be low	Directed at the simulation at time 280	check with concurent assertion on reset
31	STOP	we end simulation here by \$stop	Directed at the simulation at time 290	

interface

```
interface if_d(clk);
input bit clk;
logic reset;
logic [1:0]Opcode;
logic signed [3:0] A;
logic signed [3:0] B;
logic signed [4:0] C;
localparam Add
                            = 2'b00; // A + B
localparam Sub
localparam Not_A
                             = 2'b01; // A - B
                             = 2'b10; // ~A
localparam ReductionOR_B = 2'b11; // |B
modport DUT (input clk,reset,Opcode,A,B,output C);
modport TB (output clk,reset,Opcode,A,B,input C);
modport Assertionss (input clk,reset,Opcode,A,B,output C);
endinterface
```

<u>Top</u>

```
1  module top();
2  bit clk=0;
3
4  always #50 clk=!clk;
5
6  if_d if_t(clk);
7  ALU_4_bit dut(if_t);
8  ALU_tb tb(if_t);
9  Asser ASV(if_t);
10
11
12  endmodule
```

assertions

```
property rst_check;

@(posedge if_t.clk or posedge if_t.reset) $rose(if_t.reset) |->if_t.C==0;

endproperty

property addition_check;

@(negedge if_t.clk) disable iff (if_t.reset)

| (if_t.Opcode ==0) |-> (if_t.C == (if_t.A + if_t.B));

endproperty

property subtraction_check;

@(negedge if_t.clk) disable iff (if_t.reset)

| (if_t.Opcode==if_t.Sub) |-> (if_t.C == (if_t.A-if_t.B));

endproperty

property NotA_check;

@(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode=*if_t.Not_A |-> (if_t.C== ~if_t.A));

endproperty

property NotA_check;

@(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode=*if_t.Not_A |-> (if_t.C== ~if_t.A));

endproperty

property ReductionOR_B_check;

@(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode=-if_t.ReductionOR_B |-> (if_t.C== |if_t.B));

endproperty

property ReductionOR_B_check;

@(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode=-if_t.ReductionOR_B |-> (if_t.C== |if_t.B));

endproperty

property (rst_check)$display("done"); else $error("reset=X0d_,Opcode=X0d_,A=X0d_,B=X0d_,c=X0d_",if_t.reset,if_t.Opcode,if_t.A,if_t.B

rst_co:cover property(rst_check);
```

```
rst_co:cover property(rst_check);

addition:assert property(addition_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

addition_co:cover property(addition_check);

addition_co:cover property(subtraction_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

subtraction:assert property(subtraction_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

not_ch:assert property(NotA_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

not_ch:assert property(NotA_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

oring:assert property(ReductionOR_B_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

oring:assert property(ReductionOR_B_check)else $error("reset=%0d ,Opcode=%0d,A=%0d ,B=%0d ,c=%0d ",if_t.reset,if_t.Opcode,if_t.A,if_t.B

initial content of the conte
```

Do file

```
vlib work
vlog *v +cover
vsim -voptargs=+acc work.top -cover
add wave *
coverage save ALU_tb.ucdb -onexit
run -all
coverage exclude -src {E:/study/kareem wassem/ASSIGMENTS/4/ALU/ALU.sv} -line 11
quit -sim
vcover report ALU_tb.ucdb -details -all -output coverage_report.txt
```

Code coverage

```
=== File: ALU.sv
Statement Coverage:
                           Active Hits Misses % Covered
   Enabled Coverage
                              8 8
                                              0 100.0
   Stmts
-----Statement Details-----
Statement Coverage for file ALU.sv --
                                              import pack_file::*;
                                              module ALU 4 bit(if d.DUT if t);
   2
                                                reg signed [4:0]Alu_out;
   3
                                                // Do the operation always @* begin
   4
   5
                 1
                                        1
                                                  case (if_t.Opcode)
   6
                                                     if_t.Add: Alu_out = if_t.A + if_t.B;
if_t.Sub: Alu_out = if_t.A - if_t.B;
if_t.Not_A: Alu_out = ~if_t.A;
if_t.ReductionOR_B: Alu_out = |if_t.B;
   7
                 1
                                        15
   8
                                        19
   9
   10
                 1
                                        10
                                                    default: Alu_out = 5'b0;
   11
                                        Ε
   12
                                                   endcase
                                                end // always @ *
   13
   14
   15
                                                 // Register output C
   16
                 1
                                        54
                                                 always @(posedge if_t.clk or posedge if_t.reset) begin
   17
                                                  if (if_t.reset)
   18
                 1
                                         6
                                                    if_t.C <= 5'b0;
                                                   else
   20
                                                    if t.C<= Alu out;
   21
   22
Branch Coverage:
   Enabled Coverage
                            Active
                                       Hits Misses % Covered
    -----
   Branches
-----Branch Details-----
Branch Coverage for file ALU.sv --
-----CASE Branch-----
                                           49 Count coming in to CASE
  6
                                                 if_t.Add: Alu_out = if_t.A + if_t.B;
if_t.Sub: Alu_out = if_t.A - if_t.B;
if_t.Not_A: Alu_out = ~if_t.A;
   7
                  1
                                           15
    8
                                           19
                                           5
                  1
                                                           if_t.ReductionOR_B: Alu_out = |if_t.B;
   10
                  1
                                           10
   11
                  1
                                                        default: Alu_out = 5'b0;
Branch totals: 4 hits of 4 branches = 100.0%
-----IF Branch-----
  17
                                         54 Count coming in to IF
                                           6
                                                  if (if_t.reset)
   17
                  1
   19
                  1
                                           48
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
   Enabled Coverage
                             Active Covered
                                              Misses % Covered
   FEC Condition Terms
Expression Coverage:
   Enabled Coverage
                             Active Covered
                                                Misses % Covered
                              0 0
    -----
                             -----
   FEC Expression Terms
                                                0 100.0
FSM Coverage:
```

```
Toggle Coverage:
   Enabled Coverage Active Hits Misses % Covered
   -----
                                      10 0 100.0
                             10
   Toggle Bins
-----Toggle Details------
Toggle Coverage for File ALU.sv --
                                      Node 1H->0L 0L->1H "Coverage"
     Line
                                  Alu_out[4] 1 1 100.00
Alu_out[3] 1 1 100.00
Alu_out[2] 1 1 100.00
Alu_out[1] 1 1 100.00
Alu_out[0] 1 1 100.00
        3
        3
        3
        3
                         5
Total Node Count
Toggled Node Count =
                          5
Toggled Node Count = 5
Untoggled Node Count = 0
Toggle Coverage = 100.0% (10 of 10 bins)
```

Assertions

```
module Asser(if_d.Assertionss if_t);
   property rst_check;
   @(posedge if_t.clk or posedge if_t.reset) $rose(if_t.reset) |->if_t.C==0;
   property addition_check;
   @(negedge if_t.clk) disable iff (if_t.reset)
       (if_t.Opcode ==0) |-> (if_t.C == (if_t.A + if_t.B));
   endproperty
15 property subtraction_check;
      (if_t.Opcode==if_t.Sub) |-> (if_t.C == (if_t.A-if_t.B));
20 property NotA_check;
21 @(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode==if_t.Not_A |->( if_t.C== ~if_t.A));
24 property ReductionOR_B_check;
   \emptyset(negedge if_t.clk) disable iff (if_t.reset) (if_t.Opcode==if_t.ReductionOR_B |-> (if_t.C== |if_t.B));
    endproperty
   rst:assert property (rst_check)$display("done"); else $error("reset=%ed ,Opcode=%ed,A=%ed ,B=%ed ,c=%ed ",if_t.reset,if_t.Opcode,if_t.A,if_t.B
   rst_co:cover property(rst_check);
```

```
rst_co:cover property(rst_check);

addition:assert property(addition_check)else \( \)error("reset=\( \)\)eta d, \( \)eta d, \( \)eta ddition:assert property(addition_check)else \( \)error("reset=\( \)\)eta d, \( \)eta ddition_co:cover property(addition_check);


addition_co:cover property(addition_check);

subtraction:assert property(subtraction_check)else \( \)error("reset=\( \)\)eta d, \( \)eta ddition_co:cover property(subtraction_check)else \( \)error("reset=\( \)\)eta d, \( \)eta d, \( \)eta ddition_co:cover property(subtraction_check);

and dition_co:cover property(subtraction_check)else \( \)error("reset=\( \)\)eta d, \( \)eta d, \( \)eta ddition_co:cover property(subtraction_check);

and dition_co:cover property(subtraction_check)else \( \)error("reset=\( \)\)eta d, \( \)eta dd, \
```

SIMULATION



counter

Design

```
module counter (if_counter.DUT if_t);

always @(posedge if_t.clk or negedge if_t.rst_n) begin

if (!if_t.rst_n)

if_t.count_out <= 0;

else if (!if_t.load_n)

if_t.count_out <= if_t.data_load;

else if (if_t.ce)

if (if_t.up_down)

if_t.count_out <= if_t.count_out + 1;

else

if_t.count_out <= if_t.count_out - 1;

end

assign if_t.max_count = (if_t.count_out == {if_t.WIDTH{1'b1}})? 1:0;

assign if_t.zero = (if_t.count_out == 0)? 1:0;

endmodule</pre>
```

<u>Tb</u>

interface

```
interface if_counter(clk);

parameter WIDTH = 4;

//input bit clk;
input bit clk;

logic rst_n,load_n,up_down,ce;
logic [WIDTH-1:0] data_load;
logic [WIDTH-1:0] count_out;
logic max_count,zero;

modport DUT (input clk,rst_n,load_n,up_down,ce,data_load,output max_count,zero,count_out);
modport TEST (output rst_n,load_n,up_down,ce,data_load,input clk,max_count,zero,count_out);
modport Assertions (input clk,rst_n,load_n,up_down,ce,data_load,output max_count,zero,count_out);
endinterface
```

Top

Do file

```
vlib work
vlog *v +cover -covercells
vsim -voptargs=+acc work.top -cover
add wave *
coverage save counter_tb.ucdb -onexit
run -all
quit -sim
vcover report counter_tb.ucdb -details -all -output coverage_report.txt
```

Assertions

```
module asser(if_counter.Assertions if_t);

property load_check;

(negedge if_t.clk) disable iff (!if_t.rst_n) (! if_t.load_n |-> if_t.count_out == if_t.data_load );
endproperty

property turn_off_all;
(negedge if_t.clk) disable iff (!if_t.rst_n) ( (if_t.load_n && !if_t.ce) |-> $stable(if_t.count_out) );
endproperty

property count up;
(negedge if_t.clk) disable iff (!if_t.rst_n) ( (if_t.load_n && if_t.ce && if_t.up_down) |-> if_t.count_out == $past(if_t.count_out) + 1'b1 );
endproperty

property count_down;
(negedge if_t.clk) disable iff (!if_t.rst_n) ( (if_t.load_n && if_t.ce && !if_t.up_down) |-> if_t.count_out == $past(if_t.count_out) - 1'b1 );
endproperty

property maximum;
(negedge if_t.clk) disable iff (!if_t.rst_n) ( if_t.count_out==4'b1111 |-> if_t.max_count== 1'b1 );
endproperty

property minimum;
(negedge if_t.clk) disable iff (!if_t.rst_n) ( if_t.count_out==4'b00000 |-> if_t.zero== 1'b1 );
endproperty

// immediate assertion
```

```
always_comb begin
             if(!if_t.rst_n)begin
             rst check:assert final ( if t.count out==0 && if t.zero==1 && if t.max count==0 );
             reset cover:cover (if t.count out==0 && if t.zero==1 && if t.max count==0);
 38 //concurent assertion
 40 load_assert:assert property(load_check) else $display("@%0t reset=%0d",$time,if_t.rst_n);
\label{turn_off_all_assert:assert} $$ $$ turn_off_all_assert:assert $$ property(turn_off_all)else $$ display("%% treset=%0d", $time, if_t.rst_n); $$ $$ $$
                                                     y(count up)else $display("@%0t reset=%0d",$time,if_t.rst_n);
count_up_assert:assert property(count_up)else $display("@%0t reset=%0d",$time,if_t.rst_n);

count_down_assert:assert property(count_down)else $display("@%0t reset=%0d",$time,if_t.rst_n);

maximum_assert:assert property(maximum)else $display("@%0t reset=%0d",$time,if_t.rst_n);

minimum_assert:assert property(minimum)else $display("@%0t reset=%0d",$time,if_t.rst_n);
42 count up assert:assert pro
48 load_cover:cover_property(load_check);
49 turn_off_all_cover:cover property(turn_off_all);
turn_orr_arr_
count_up_cover:cover property(count_up);
count_up_cover:cover property(count_down);
51 count_down_cover:cover p
                                          property
nerty(maximum);
52 maximum_cover:cover property(maximum);
53 minimum_cover:cover property(minimum);
       endmodule
```

Package

```
package pack;

parameter MIDTH-4;

class transaction;

and bit rst_n,load_n,up_down,ce;

rand bit rst_n,load_n,up_down,ce;

rand bit [MIDTH-1:0] data_load;

bit [MIDTH-1:0] coun_out;

bit zero,max_count,clk;

constraint x {

rst_n dist {e:-70,1:=30};

ce dist {1:=70,0:=30};

covergroup covgup @(posedge clk);

bins trans_rec=(15-20);

bins trans_rec=(15-20);

}

count_Up:coverpoint count_out iff(rst_n && ce && !up_down){

bins all_values_down[]=([0:15]);

bins trans_reax=(0->15);

}

count_Down:coverpoint count_out iff(rst_n && ce && !up_down){

bins all_values_down[]=([0:15]);

bins trans_max=(0->15);

}

max_check :cross count_put,max_count{

option.cross_auto_pin_max=0;

bins max_detect-binsof(count_out) intersect{[0:14]} && binsof(max_count) intersect {1};

illegal_bins invalid=binsof(count_out) intersect{[0:14]} && binsof(zero) intersect {1};

illegal_bins invalid=binsof(count_out) intersect{[0:15]} && binsof(zero) intersect {1};

illegal_bins invalid=binsof(count_out) intersect{[0:15]} && binsof(zero) intersect {1};
```

Code coverage

```
=== File: counter.sv
Statement Coverage:
   Enabled Coverage
                                   Hits
                                         Misses % Covered
                                  7
                                         0 100.0
  Stmts
-----Statement Details-----
                                          Statement Coverage for file counter.sv --
                                          module counter (if_counter.DUT if_t);
               1
                                    212
                                          always @(posedge if_t.clk or negedge if_t.rst_n) begin
   12
                                             if (!if_t.rst_n)
    if_t.count_out <= 0;
else if (lif_t.load_n)
    if_t.count_out <= if_t.data_load;
else if (if_t.ce)
    if (if_t.up_down)
    if_t.count_out</pre>
                                             if (!if_t.rst_n)
   13
               1
                                    24
   14
15
16
17
               1
                                    134
   18
               1
                                    18
                                                    if_t.count_out <= if_t.count_out + 1;
                                                else if_t.count_out <= if_t.count_out - 1;
   19
20
21
                1
                                    19
   22
   23
                1
                                    175
```

```
Branch Coverage:
  Enabled Coverage:

Enabled Coverage

Active Hits Misses % Covered

------

Branches 10 10 0 100.0
-----Branch Details-----
Branch Coverage for file counter.sv --
-----IF Branch-----
                        212 Count coming in to IF
                             12
            1
  14
     1
1
                            37
  16
                                 All False Count
                              17
Branch totals: 4 hits of 4 branches = 100.0%
-----IF Branch-----
               37 Count coming in to IF
18 if (if + ··· ·
                              18 if (if_t.up_down)
19 else
      1
1
  17
  19
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
                   174 Count coming in to IF
6 assign if_t.max_count = (if_t.count_out == {if_t.WIDTH{1'b1}})? 1:0;
168 assign if_t.max_count = (if_t.count_out == {if_t.WIDTH{1'b1}})? 1:0;
       1 2
Branch totals: 2 hits of 2 branches = 100.0%
24 174 Count coming in to IF
24 1 18 assign if_t.zero = (if_t.count_out == 0)? 1:0;
24 2 156 assign if_t.zero = (if_t.count_out == 0)? 1:0;
                            156
Branch totals: 2 hits of 2 branches = 100.0%
                          0 0 0 100.0
    Iransitions
Toggle Coverage:
   Enabled Coverage
                         Active Hits Misses % Covered
                                    ----
   Toggle Bins
                                         0 100.0
-----Toggle Details------
Toggle Coverage for File counter.sv --
                                     Node 1H->OL OL->1H "Coverage"
Total Node Count
Toggled Node Count =
                          0
Untoggled Node Count =
Toggle Coverage =
                     100.0% (0 of 0 bins)
=== File: counter_tb.sv
_____
Statement Coverage:
                         Active Hits Misses % Covered
  Enabled Coverage
   _____
                         -----
                           17 17 0 100.0
  Stmts
```

Assertions

DIRECTIVE COVERAGE:

		Unit	UnitType		File(Line)	Count	Status
/top/dut/SVA/res	set_cover				asser.sv(33)	11	Covered
/top/dut/SVA/loa	ad_cover	asser	Verilog	SVA	asser.sv(48)	134	Covered
/top/dut/SVA/tur	rn_off_all_cover	asser	Verilog	SVA	asser.sv(49)	17	Covered
/top/dut/SVA/cou	unt_up_cover	asser	Verilog	SVA	asser.sv(50)	18	Covered
/top/dut/SVA/coι	unt_down_cover	asser	Verilog	SVA	asser.sv(51)	19	Covered
/top/dut/SVA/max	ximum_cover	asser	Verilog	SVA	asser.sv(52)	6	Covered
/top/dut/SVA/mir	nimum_cover	asser	Verilog	SVA	asser.sv(53)	13	Covered
ASSERTION RESULT							
 Name	File(Line)	Failu					
		Count	Count				
/top/dut/SVA/rst	t check						
, сор, аас, эт, , э	asser.sv(32)		0 1				
			-				
ton/dut/SVA/loa	ad assert						
top/dut/SVA/loa	_		0 1				
	ad_assert asser.sv(40) rn off all assert		0 1				
	asser.sv(40)		0 1 0 1				
/top/dut/SVA/tur	asser.sv(40) rn_off_all_assert asser.sv(41)						
/top/dut/SVA/tur	asser.sv(40) rn_off_all_assert asser.sv(41)						
/top/dut/SVA/tur /top/dut/SVA/cou	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42)		0 1				
/top/dut/SVA/tur /top/dut/SVA/cou	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42)		0 1				
/top/dut/SVA/tur /top/dut/SVA/cou /top/dut/SVA/cou	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42) unt_down_assert asser.sv(43)		0 1 0 1				
/top/dut/SVA/tur /top/dut/SVA/cou /top/dut/SVA/cou	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42) unt_down_assert asser.sv(43)		0 1 0 1				
/top/dut/SVA/tur /top/dut/SVA/cou /top/dut/SVA/cou /top/dut/SVA/max	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42) unt_down_assert asser.sv(43) ximum_assert asser.sv(44)		0 1 0 1 0 1				
/top/dut/SVA/loa /top/dut/SVA/cou /top/dut/SVA/cou /top/dut/SVA/max /top/dut/SVA/mir	asser.sv(40) rn_off_all_assert asser.sv(41) unt_up_assert asser.sv(42) unt_down_assert asser.sv(43) ximum_assert asser.sv(44)		0 1 0 1 0 1				


Name	File(Line)	Failure Count	Pass Count
/top/dut/SVA/rst che	ck		
_	asser.sv(32)	0	1
/top/dut/SVA/load_as	sert		
	asser.sv(40)	0	1
/top/dut/SVA/turn_of	f_all_assert		
	asser.sv(41)	0	1
/top/dut/SVA/count_u	p_assert		
	asser.sv(42)	0	1
/top/dut/SVA/count_d	own_assert		
	asser.sv(43)	0	1
/top/dut/SVA/maximum	-		
	asser.sv(44)	0	1
/top/dut/SVA/minimum	_		
	asser.sv(45)	0	1
/top/tb/#ublk#950846	-	_	
	counter_tb.sv(13)	0	1

Total Coverage By File (code coverage only, filtered view): 100.0%

Functional coverage

Toggle Coverage = 100.0% (2 of 2 bins)						
COVERGROUP COVERAGE:						
Covergroup	Metric	Goal	Status			
TYPE /pack/transaction/covgup	100.0%	100	Covered			
covered/total bins:	72	72				
missing/total bins:	0	72				
% Hit:	100.0%	100				
Coverpoint covgup::data_load	100.0%	100	Covered			
covered/total bins:	16	16				
missing/total bins:	0	16				
% Hit:	100.0%	100				
Coverpoint covgup::COUNT_UP	100.0%	100	Covered			
covered/total bins:	17	17				
missing/total bins:	0	17				
% Hit:	100.0%	100				
Coverpoint covgup::COUNT_DOWN	100.0%	100	Covered			
covered/total bins:	17	17				
missing/total bins:	0	17				
% Hit:	100.0%	100				
Coverpoint covgup::count_out	100.0%	100	Covered			
covered/total bins:	16	16				
missing/total bins:	0	16				
% Hit:	100.0%	100				
Coverpoint covgup::zero	100.0%	100	Covered			
covered/total bins:	2	2				
missing/total bins:	0	2				
% Hit:	100.0%	100				
Coverpoint covgup::max_count	100.0%	100	Covered			
covered/total bins:	2	2				
missing/total bins:	0	2				

SIMULATION





VERIFICATION PLAN

1	Label	Description	Stimulus Generation	Functionality Check	functionality coverage
2	COUNTER_1	When the reset is asserted, the output counter value should be low then deassert reset	Directed at the start of the simulation then it randomized with cosntraint to be of high 95 % from time	check with immediate assertion for asyn reset	-
3	COUNTER_2	when load_n is asserted to low -> the output count out should take same value of load data	Randomization with constrain that Load_n should be low(active) for 70% of time,we can check this on time 75 ns	check with concurent assertion on out with data load	
4	COUNTER_3	when load_n is asserted to low and load data is equal to 15 -> the output count out should take 15 and max count output should be 1	Randomization,we can check this on time 495 ns	check with concurent assertion on out with data load	cover all values of load data when load_n asserted
5	COUNTER_4	when load_n is asserted to low and load data is equal to 0 -> the output count out should take 0 and zero output should be 1	Randomization,we can check this on time 535 ns	check with concurent assertion on out with data load	
6	COUNTER_5	we assert load_n to high and we assert enaple input to high and count up -> the output count _out	Randomization we can check this in most of simulation	check with concurent assertion on output increment	

		•			
6	COUNTER_5	we assert load_n to high and we assert enaple input to high and count up -> the output count _out shoult increase every clock cycle	can check this in	check with concurent assertion on output increment	
7	COUNTER_6	we assert load_n to high and we assert enaple input to high and count down-> the output count out shoult decrease every clock cycle	constrain that ec should be	check with concurent assertion on output decrement	we cover all values of count out in count up and transation from 15 to 0
8	COUNTER_7	we check on state when counter reach 15 through counting and check output max count if =1	Randomization	check with concurent assertion on max state	
9	COUNTER_8	we check on state when counter reach 0 through counting and check output Zero count if =1	Randomization,we can check this on time 790 ns	check with concurent assertion on zero state	we cover all values of count out in count down and transation from 0 to 15
10	COUNTER_9	we check when reset is high and load_n is high and enaple is low the output shouldnt change and keep previous value	Randomization through simmulation	check with immediate assertion for asyn reset	