## **Extra Assigment**

# Reg\_config project

# **Verification plan**

1	Label	Description	Stimulus Generation	Functionality Check
2	reg_reset	we assert reset at start of simulation to check the reset values		we check by compare all reg with golden model (associative array)
3	reg_write	here we write values to know if it will be write correctly	write=1 ,data_in with value in for loop and address from enum	
4	reg_read	we read values of all reg with for loop		we check by compare all reg with golden model (associative array)
5	reg_reset	we assert reset again to check if value saved in reg not its default value	reset=1	we check by compare all reg with golden model (associative array)

## <u>Tb</u>

```
typedef enum logic[2:0]{adc0_reg-0,adc1_reg,temp_sensor0_reg,temp_sensor1_reg,analog_test,digital_test,amp_gain,digital_config } reg_values_e;
logic [15:0] reset_assoc|string|;
int erron-0,correct-0;
logic [15:0] exp_out;
module tb;

bit clk-0;
logic write;
logic write;
logic [2:0] address;
logic [2:0] address;
logic [2:0] address;
logic [2:0] address;
logic [15:0] data_out;

always #100 clk-1clk;

initial begin

/*reset-0;
writing(temp_sensor1_reg,10*hffff);
@(negadge clk);
reading(temp_sensor1_reg);
check_result();

reg_e-reg_e-first();

assert_rst();
```

```
@(negedge clk);
reg_e=reg_e.first();
for(int x=0 ; x<reg_e.num ; x++ )begin</pre>
   writing(reg_e,x+45);
   reg_e=reg_e.next();
   @(negedge clk);
reg_e=reg_e.first();
for(int x=0 ; x<reg_e.num() ; x++ )begin</pre>
 reading(reg_e);
   check_result();
   reg_e=reg_e.next();
writing(temp_sensor1_reg,16'hffff);
writing(digital_config,16'hffff);
reading(temp_sensor1_reg);
check_result();
reading(digital_config);
check_result();
assert_rst();
$display("errors = %0d ,correct = %0d 0",error,correct);
$stop;
```

```
64 v task golden_model();
          reset_assoc["adc0_reg"]=16'hffff;
          reset_assoc["adc1_reg"]=16'h0;
reset_assoc["temp_sensor0_reg"]=16'h0;
         reset_assoc["temp_sensor0_reg"]=16 h0;
reset_assoc["analog_test"]=16 h0;
reset_assoc["digital_test"]=16 h0;
          reset_assoc["digital_config"]=16'h1;
reset_assoc["digital_config"]=16'h1;
    task assert_rst();
      golden_model();
    check_result();
     reset=0;
    task check_rst();
     reg_e=reg_e.first();
     for(int i=0 ; i<reg_e.num ; i++ )begin</pre>
    address=i;
      @(negedge clk);
88 vif(reset_assoc[reg_e.name] != data_out)begin
           $display("@%0t there is error on reset reg=%s .. expect=%0h ,found=%0h",$time,reg_e.name,reset_assoc[reg_e.name],data_out);
           error++;
92 v else begin
```

```
92 velse begin
93 correct++;
94
95 end
96 reg_e-reg_e.next();
97 end
98 endtask
99
180 task check_result();
181
182 if(reset)
183 check_rst();
184 velse begin
185 | @(negedge clk);
186 velse begin
187 $display("@%ot there is error on reg-%s .. expect-%oh ,found-%oh",$time,reg_e.name,exp_out,data_out);
188 error++;
189 end
180 velse begin
181 correct++;
181 end
183 end
184 end
185 end
186 velse begin
187 end
188 end
189 end
180 velse begin
180 velse begin
180 velse begin
181 velse begin
181 end
181 end
182 end
183 end
184 end
185 end
186 velse begin
187 end
188 end
188 end
189 end
180 velse begin
180
```

```
function void writing(reg_values_e address_t,bit [15:0] data_t);
write=1;
address=address_t;
data_in=data_t;
reset_assoc[address_t.name]=data_t;
endfunction

function bit [15:0] reading(reg_values_e address_t);
write=0;
address=address_t;
exp_out=reset_assoc[address_t.name];
endfunction

address=address_t;
exp_out=reset_assoc[address_t.name];
endfunction

and endmodule
```

## **Founded buges**

Bug 1

a) Design Input for Bug to Appear:

Write input 0x0005 to address 0 (adc0\_reg)

b) Expected Behavior:

0x0005 like we write


c) Observed Behavior

0x8005 read

### d)problem

I think in adc0\_reg bit 15 is written always to 0

#### Simulation



### Bug 2

a) Design Input for Bug to Appear:

Write input 0x002a to address 1 (adc1\_reg)

b) Expected Behavior:


0x002a like we write

c) Observed Behavior

0x2a00 read

## <u>d)problem</u>

I think in adc1\_reg it make reverse with 8bit and then packing



Bug 3

a) Design Input for Bug to Appear:

Write input 0x002a to address 2 (temp\_sensor0\_reg)

b) Expected Behavior:


0x002f like we write

c) Observed Behavior

0x005e read

<u>d)problem</u>

I think in temp\_sensor0\_reg) it make shift left for data\_in



### Bug 4

a) Design Input for Bug to Appear:

assert reset

b) Expected Behavior:


analog\_test reg in reset = ABCD

c) Observed Behavior

analog\_test reg in reset =ABCC

d)problem

wrong initialize



<u>Bug 5</u>

a) Design Input for Bug to Appear:

Write input 0x0032 to address 5 (digital\_test)

b) Expected Behavior:

0x0032 like we write

c) Observed Behavior

0x0033read

<u>d)problem</u>

I think its take wrong addres 6 instead of 5



### Bug 6

a) Design Input for Bug to Appear:

Write input 0x0033 to address 6 (amp\_gain)

b) Expected Behavior:


0x0033 like we write

c) Observed Behavior

0x0032 read

d)problem

I think its take wrong addres 5 instead of 6



### <u>Bug 7</u>

a) Design Input for Bug to Appear:

Write input 0xffff to address 6 (digital\_config)

b) Expected Behavior:


Oxffff like we write

c) Observed Behavior

0x7fff read

d)problem

I think this reg is only 15 bits



## <u>Bug 8</u>

a)Design Input for Bug to Appear:

Write input 0xffff to address 6 (temp\_sensor1\_reg) then we reset


b) Expected Behavior:

0x0000 as reset value

c) Observed Behavior Oxffff read

d)problem

I think this reg is bit not logic so if we assert reset at beginning it show like its implementation is right but only it s default value



## **Arbiter**

```
property prop_1;

@(posedge clk)($rose(request) | -> ##[2:5] grant);

endproperty

property prop_2;

@(posedge clk)( $rose(grant) | -> (!frame && !irdy) );

endproperty

property prop_3;

@(posedge clk) ((frame && irdy) | => !grant);

endproperty
```

## **FSM**

```
property fsm1;// if we dont have a clock

@(cs) $onehot(cs);
endproperty

property fsm2;

@(posedge clk) (cs==IDLE && get_data)|=> (cs==GEN_BLK_ADDR) ##[1:64] (cs==WAITO);
endproperty
```