

Assignment 3_extra

Queue project

Design

```
1  module data_types();
2      int j=1;
3      int n[5]={0, 2, 5};
4
5
6      initial begin
7          q.insert(1,j);
8          print();
9          q.delete(1);
10         print();
11
12         q.push_front(7);
13         print();
14         q.push_back(9);
15         print();
16         j=q.pop_back();
17         print();
18         $display("j=%0d",j);
19         j=q.pop_front();
20         print();
21         $display("j=%0d",j);
22         q.reverse();
23         print();
24         q.sort();
25         print();
26         q.rsort();
27         print();
28         q.shuffle();
29         print();
30
31     end
32
33     function void print();
34         $display("%p",q);
35     endfunction
36
37
38     endmodule
39
```

Result

```
~
# '{0, 1, 2, 5}
# '{0, 2, 5}
# '{7, 0, 2, 5}
# '{7, 0, 2, 5, 9}
# '{7, 0, 2, 5}
# j=9
# '{0, 2, 5}
# j=7
# '{5, 2, 0}
# '{0, 2, 5}
# '{5, 2, 0}
# '{2, 5, 0}
```

Adder project

Design

```
1  module adder (  
2      input  clk,  
3      input  reset,  
4      input  signed [3:0] A, // Input data A in 2's complement  
5      input  signed [3:0] B, // Input data B in 2's complement  
6      output reg signed [4:0] C // Adder output in 2's complement  
7      );  
8  
9      // Register output C  
10     always @(posedge clk or posedge reset) begin  
11         if (reset)  
12             C <= 5'b0;  
13         else  
14             C <= A + B;  
15     end  
16  
17 endmodule
```

Tb

```
1  import pack::*;  
2  
3  module Adder_tb();  
4  
5      int correct,error;  
6      bit  clk,reset;  
7      logic signed [3:0] A; // Input data A in 2's complement  
8      logic signed [3:0] B; // Input data B in 2's complement  
9      logic signed [4:0] C;  
10  
11      adder tb1(.);  
12  
13      transaction tr=new();  
14  
15      initial  
16      begin clk=0;  
17      forever #5 clk=!clk;  
18      tr.clk=clk;  
19      end  
20  
21  
22      initial begin  
23          tr.reset=1;  
24          init(tr);  
25          checker_res(tr);  
26          sampling(tr);  
27  
28          repeat(15)begin  
29              assert(tr.randomize());  
30              init(tr);  
31              checker_res(tr);  
32              sampling(tr);  
33          end  
34          $display("error_count=%0d ----- correct_count=%0d",error,correct);  
35          $stop;  
36  
37      end
```

```

39 task checker_res(transaction tr);
40 golden_model(tr);
41 @(negedge clk);
42 if(C!=tr.C)begin
43 $display("there is something wrong @%t",$time);
44 error++;
45 end
46 else
47 correct++;
48 endtask
49
50 task golden_model(transaction tr);
51 if(tr.reset)
52 tr.C=0;
53 else
54 tr.C=tr.A+tr.B;
55 endtask
56
57
58
59 function void init(transaction tx);
60 A=tx.A;B=tx.B;
61 reset=tx.reset;
62 tx.C=C;
63 endfunction

```

```

65 function void sampling(transaction ts);
66 if(ts.reset)begin
67 // $display("@%t im done1");
68 ts.Covgrp_A.stop();
69 ts.Covgrp_B.stop();
70 end
71 else begin
72 // $display("@%t im done1");
73 ts.Covgrp_A.start();
74 ts.Covgrp_B.start();
75 ts.Covgrp_A.sample();
76 ts.Covgrp_B.sample();
77 end
78
79
80 endfunction
81
82
83 endmodule

```

Package

```
1 package pack;
2 typedef enum {MAXPOS=7,MAXNEG=-8,ZERO=0} corner_e;
3 class transaction;
4     bit clk;
5     rand bit reset;
6     rand bit signed [3:0] A;    // bit data A in 2's complement
7     rand bit signed [3:0] B;    // bit data B in 2's complement
8     bit signed [4:0] C;
9     rand corner_e wanted_case_A,wanted_case_B;
10    rand bit signed [3:0] remaning_A,remaning_B;
11
12    constraint x{
13        remaning_A!= MAXPOS || MAXNEG ||ZERO;
14        remaning_B!= MAXPOS || MAXNEG ||ZERO;
15        reset dist {1:=2,0:=98};
16        A dist {wanted_case_A:=80,remaning_A:=20};
17        B dist {wanted_case_B:=80,remaning_B:=20};
18    }
19
20    covergroup Covgrp_A;
21        CP_A1: coverpoint A{
22            bins data_0={0};
23            bins data_max={MAXPOS};
24            bins data_min={MAXNEG};
25            bins data_default=default;
26        }
27        CP_A2: coverpoint A{
28            bins data_0max=(ZERO=>MAXPOS);
29            bins data_maxmin=(MAXPOS=>MAXNEG);
30            bins data_minmax=(MAXNEG=>MAXPOS);
31        }
32    endgroup
```

```
34    covergroup Covgrp_B;
35        CP_B1: coverpoint A{
36            bins data_0={0};
37            bins data_max={MAXPOS};
38            bins data_min={MAXNEG};
39            bins data_default=default;
40        }
41        CP_B2: coverpoint A{
42            bins data_0max=(ZERO=>MAXPOS);
43            bins data_maxmin=(MAXPOS=>MAXNEG);
44            bins data_minmax=(MAXNEG=>MAXPOS);
45        }
46    endgroup
47
48
49    function new();
50        Covgrp_A =new();
51        Covgrp_B =new();
52    endfunction //new()
53 endclass //transaction
54 endpackage
```

Do file

```
|>lib work
vlog adder.v Adder_tb.sv pack.sv +cover -covercells
vsim -voptargs+=+acc work.Adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all

quit -sim

|>vcover report adder_tb.ucdb -details -all -output coverage_report.txt
```

Verification plan

1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2	ADDER_reset	we assert reset to high at first then we randomize output C should =0	Directed at the start of the simulation then randomized under constraint to be high most of time	we dont sample when reset is asserted	we check result by checker task that compare C with expect c from golden model
3	ADDER_random	we randomize inputs and check outputs by checker task	we randomize A and B under constraint that they take max and neg and zero values most of time	we cover the values of A and B when they Maxpos And maxneg and zero and last bin for remaining values and also we cover transation from max to zero and zero to max and maxpos to negative	we check result by checker task that compare C with expect c from golden model

Code coverage

Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	3	3	0	100.0

=====Statement Details=====

Statement Coverage for file adder.v --

```

1          module adder (
2              input  clk,
3              input  reset,
4              input  signed [3:0] A, // Input data A in 2's complement
5              input  signed [3:0] B, // Input data B in 2's complement
6              output reg signed [4:0] C // Adder output in 2's complement
7          );
8
9              // Register output C
10             always @(posedge clk or posedge reset) begin
11                 if (reset)
12                     C <= 5'b0;
13                 else
14                     C <= A + B;
15             end
16
17             endmodule

```

Branch Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Branches	2	2	0	100.0

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Branches	2	2	0	100.0

=====Branch Details=====

Branch Coverage for file adder.v --

-----IF Branch-----				
11		24	Count coming in to IF	
11	1	6	if (reset)	
13	1	18	else	

Branch totals: 2 hits of 2 branches = 100.0%

Condition Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Condition Terms	0	0	0	100.0

Expression Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Expression Terms	0	0	0	100.0

FSM Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
FSMs				100.0
States	0	0	0	100.0
Transitions	0	0	0	100.0

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Toggle Bins	30	30	0	100.0

=====Toggle Details=====

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Toggle Bins	30	30	0	100.0

=====Toggle Details=====

Toggle Coverage for File adder.v --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	reset	1	1	100.00
4	A[3]	1	1	100.00
4	A[2]	1	1	100.00
4	A[1]	1	1	100.00
4	A[0]	1	1	100.00
5	B[3]	1	1	100.00
5	B[2]	1	1	100.00
5	B[1]	1	1	100.00
5	B[0]	1	1	100.00
6	C[4]	1	1	100.00
6	C[3]	1	1	100.00
6	C[2]	1	1	100.00
6	C[1]	1	1	100.00
6	C[0]	1	1	100.00

Total Node Count = 15
 Toggled Node Count = 15
 Untoggled Node Count = 0

Toggle Coverage = 100.0% (30 of 30 bins)

=====

Functional coverage

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Status
TYPE /pack/transaction/Covgrp_A	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
Coverpoint Covgrp_A::CP_A1	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
Coverpoint Covgrp_A::CP_A2	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
CLASS transaction			
Covergroup instance \pack::transaction::Covgrp_A	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
Coverpoint CP_A1	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
bin data_0	5	1	Covered
bin data_max	4	1	Covered
bin data_min	5	1	Covered
default bin data_default	4		Occurred
Coverpoint CP_A2	100.0%	100	Covered
covered/total bins:	3	3	

CLASS transaction

Covergroup instance \pack::transaction::Covgrp_A	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
Coverpoint CP_A1	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
bin data_0	5	1	Covered
bin data_max	4	1	Covered
bin data_min	5	1	Covered
default bin data_default	4		Occurred
Coverpoint CP_A2	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
bin data_0max	1	1	Covered
bin data_maxmin	1	1	Covered
bin data_minmax	1	1	Covered


```

CLASS transaction
Covergroup instance \pack::transaction::Covgrp_B
    100.0%      100      Covered
    covered/total bins:      6      6
    missing/total bins:      0      6
    % Hit:      100.0%      100
    Coverpoint CP_B1      100.0%      100      Covered
        covered/total bins:      3      3
        missing/total bins:      0      3
        % Hit:      100.0%      100
        bin data_0      5      1      Covered
        bin data_max      4      1      Covered
        bin data_min      5      1      Covered
        default bin data_default      4      Occurred
    Coverpoint CP_B2      100.0%      100      Covered
        covered/total bins:      3      3
        missing/total bins:      0      3
        % Hit:      100.0%      100
        bin data_0max      1      1      Covered
        bin data_maxmin      1      1      Covered
        bin data_minmax      1      1      Covered

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 2

```

Simulation



Fsm project

Design

```
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;
10    parameter ZERO = 2'b01;
11    parameter ONE = 2'b10;
12    parameter STORE = 2'b11;
13
14    input clk, rst, x;
15    output y;
16    output reg [9:0] users_count;
17
18    reg [1:0] cs, ns;
19
20    always @(*) begin
21        case (cs)
22            IDLE:
23                if (x)
24                    ns = IDLE;
25                else
26                    ns = ZERO;
27            ZERO:
28                if (x)
29                    ns = ONE;
30                else
31                    ns = ZERO;
32            ONE:
33                if (x)
34                    ns = IDLE;
35                else
36                    ns = STORE;
37            STORE:
38                if (x)
39                    ns = IDLE;
40                else
41                    ns = ZERO;
42            default: ns = IDLE;
43        endcase
44    end
```

```
46    always @(posedge clk or posedge rst) begin
47        if(rst) begin
48            cs <= IDLE;
49        end
50        else begin
51            cs <= ns;
52        end
53    end
54
55    always @(posedge clk or posedge rst) begin
56        if(rst) begin
57            users_count <= 0;
58        end
59        else begin
60            if (cs == STORE)
61                users_count <= users_count + 1;
62        end
63    end
64
65    assign y = (cs == STORE)? 1:0;
66
67 endmodule
```

Tb

```
1  import pack::*;
2
3  module fsm1_tb ();
4
5      bit clk=0, rst, x;
6      bit y;
7      bit [9:0] users_count;
8
9      int correct=0,error=0;
10
11      FSM_010 tb(.);
12
13      fsm_transaction tr=new();
14
15      initial begin
16          forever begin
17              #5 clk=!clk;
18              tr.clk=clk;
19          end
20      end
21
22
23
24      initial begin
25          rst=1;
26          check_result(tr);
27          repeat(60)begin
28              assert(tr.randomize());
29              rst=tr.rst;x=tr.x;
30              tr.y_exp=y;
31              check_result(tr);
32          end
33          $display("correct=%0d ,error=%0d",correct,error);
34          $stop;
35      end
36  end
37
```

```
38
39
40 task check_result(fsm_transaction tr);
41
42     golden_model(tr);
43     @(negedge clk);
44     if(tr.y_exp!=y || tr.user_count_exp != users_count)begin
45         $display("@t there error which tr.y_exp=%0d ,y=%0d",$time,tr.y_exp,y);error++;
46     end
47     else correct++;
48 endtask
49
50 task golden_model(fsm_transaction tr);
51     static state_e ps, ns;
52     tr.check=ps;
53     case (ps)
54     Idle: begin
55         if (tr.x) ns = Idle;
56         else ns = zero;
57     end
58     zero: begin
59         if (tr.x) ns = one;
60         else ns = zero;
61     end
62     one: begin
63         if (tr.x) ns = Idle;
64         else ns = Store;
65     end
66     Store: begin
67         if (tr.x) ns = Idle;
68         else ns = zero;
69     end
70     endcase
71 endtask
72
73
```

```
74
75     @(posedge clk);
76     if (tr.rst) begin
77         tr.y_exp <= 0;
78         tr.user_count_exp <= 0;
79         ps <= Idle;
80         ns <= zero;
81     end
82     else begin
83         ps=ns;
84         if (ps==Store)begin
85             tr.y_exp <= 1;
86             tr.user_count_exp=tr.user_count_exp+1;
87         end
88     end
89 endtask
90
91
92 endmodule
```

Package

```
1 package pack;
2 typedef enum { Idle=0,zero,one,Store} state_e;
3 class fsm_transaction;
4     rand bit x,rst;
5     bit[9:0]user_count_exp;
6     bit y_exp;
7     bit clk;
8     state_e check;
9     constraint q{
10         rst dist {0:=95,1:=5};
11         x dist {0:= 67,1:=33};
12     }
13
14     covergroup Covgup @(negedge clk);
15         cover_x:coverpoint x{
16             bins wanted_seq=(0=>1=>0);
17         }
18         stats:coverpoint check{
19             bins t1=(Idle=>Idle);
20             bins t2=(Idle=>zero);
21             bins t3=(zero=>zero);
22             bins t4=(zero=>one);
23             bins t5=(one=>Store);
24             bins t6=(one=>Idle);
25             bins t7=(Store=>Idle);
26             bins t8=(Store=>zero);
27             bins resetting=(Idle,zero,one,Store=>Idle); // case reset
28             illegal_bins wrong_transation={0=>2,3,1=>0,3,2=>1,2,3=>2,3};
29         }
30     endgroup
31
32     function new();
33         Covgup=new();
34     endfunction
35 endclass //
36
37 endpackage
```

Do file

```
\lib work
vlog FSM_010.v fsm1_tb.sv pack.sv +cover -covercells
vsim -voptargs=+acc work.fsm1_tb -cover
add wave *
coverage save fsm_tb.ucdb -onexit
run -all

coverage exclude -du FSM_010 -togglenode {users_count[3]}
coverage exclude -du FSM_010 -togglenode {users_count[4]}
coverage exclude -du FSM_010 -togglenode {users_count[5]}
coverage exclude -du FSM_010 -togglenode {users_count[6]}
coverage exclude -du FSM_010 -togglenode {users_count[7]}
coverage exclude -du FSM_010 -togglenode {users_count[8]}
coverage exclude -du FSM_010 -togglenode {users_count[9]}

quit -sim

vcover report fsm_tb.ucdb -details -all -output coverage_report.txt
```

Verification plan

Label	Description	Stimulus Generation	Functionality Check	functionality coverage
FSM_reset	verify the output when rst is high	we directed at start of simulation then we randomize under constraint that it will be off most of time	we check by send object to check result task and compare with output_expected from golden model task	-
FSM_INPUT	We verify output y and counter when input X generated	randomized under constraint that X is high for 67% of simulation time	we check by send object to check result task and compare with output_expected from golden model task	we cover transition from 0 to 1 to 0 to discover output y and we cover all possible transition in fsm and made unvalid transation in illegal bin

Code coverage

-----Statement Coverage:-----				
Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	17	17	0	100.0
-----Statement Details-----				
Statement Coverage for file FSM_010.v --				
1			////////////////////////////////////	
2			// Author: Kareem Waseem	
3			// Course: Digital Verification using SV & UVM	
4			//	
5			// Description: 010-sequence-detector Design	
6			//	
7			////////////////////////////////////	
8			module FSM_010(clk, rst, x, y, users_count);	
9			parameter IDLE = 2'b00;	
10			parameter ZERO = 2'b01;	
11			parameter ONE = 2'b10;	
12			parameter STORE = 2'b11;	
13				
14			input clk, rst, x;	
15			output y;	
16			output reg [9:0] users_count;	
17				
18			reg [1:0] cs, ns;	
19				
20	1	70	always @(*) begin	
21			case (cs)	
22			IDLE:	

```

Branch Coverage:
  Enabled Coverage
  -----
  Branches          21      21      0      100.0

=====Branch Details=====

Branch Coverage for file FSM_010.v --

-----CASE Branch-----
  21              70      Count coming in to CASE
  22              15      IDLE:
  27              26      ZERO:
  32              19      ONE:
  37              9       STORE:
  42              1       default:      ns = IDLE;

Branch totals: 5 hits of 5 branches = 100.0%

-----IF Branch-----
  23              15      Count coming in to IF
  23              7       if (x)
  25              8       else

Branch totals: 2 hits of 2 branches = 100.0%

-----IF Branch-----
  28              26      Count coming in to IF
  28              13      if (x)
  30              13      else

Branch totals: 2 hits of 2 branches = 100.0%

-----IF Branch-----
  33              19      Count coming in to IF
  33              12      if (x)
  35              7       else

Branch totals: 2 hits of 2 branches = 100.0%

```

```

-----
Toggle Coverage:
  Enabled Coverage      Active      Hits      Misses % Covered
-----
Toggle Bins            22        22         0      100.0

```

=====Toggle Details=====

Toggle Coverage for File FSM_010.v --

Line	Node	1H->0L	0L->1H	"Coverage"
14	x	1	1	100.00
14	rst	1	1	100.00
14	clk	1	1	100.00
15	y	1	1	100.00
16	users_count[2]	1	1	100.00
16	users_count[1]	1	1	100.00
16	users_count[0]	1	1	100.00
18	ns[1]	1	1	100.00
18	ns[0]	1	1	100.00
18	cs[1]	1	1	100.00
18	cs[0]	1	1	100.00

```

Total Node Count      =      11
Toggled Node Count    =      11
Untoggled Node Count  =       0

```

Toggle Coverage = 100.0% (22 of 22 bins)

Functional coverage

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Status

TYPE /pack/fsm_transaction/Covgup	100.0%	100	Covered
covered/total bins:	10	10	
missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint Covgup::cover_x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
Coverpoint Covgup::stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
CLASS fsm_transaction			
Covergroup instance \pack::fsm_transaction::Covgup	100.0%	100	Covered
covered/total bins:	10	10	
missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint cover_x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin wanted_seq	9	1	Covered
Coverpoint stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
illegal_bin wrong_transation	0		ZERO
bin t1	3	1	Covered
bin t2	8	1	Covered

missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint cover_x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin wanted_seq	9	1	Covered
Coverpoint stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
illegal_bin wrong_transation	0		ZERO
bin t1	3	1	Covered
bin t2	8	1	Covered
bin t3	19	1	Covered
bin t4	11	1	Covered
bin t5	7	1	Covered
bin t6	4	1	Covered
bin t7	2	1	Covered
bin t8	5	1	Covered
bin resetting	10	1	Covered

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

Simulation

