Assigment 3_extra

Queue project

<u>Design</u>

```
32
33 function void print();
34 $display("%p",q);
35 endfunction
36
37
38 endmodule
```

Result

```
# '{0, 1, 2, 5}
# '{0, 2, 5}
# '{7, 0, 2, 5}
# '{7, 0, 2, 5, 9}
# '{7, 0, 2, 5, 9}
# '{7, 0, 2, 5}
# j=9
# '{0, 2, 5}
# j=7
# '{5, 2, 0}
# '{0, 2, 5}
# '{5, 2, 0}
```

Adder project

Design

<u>Tb</u>

```
import pack::*;

module Adder_tb();

int correct,error;
bit clk,reset;

logic signed [3:0] A; // Input data A in 2's complement

logic signed [3:0] B; // Input data B in 2's complement

logic signed [4:0] C;

adder tb1(.*);

transaction tr=new();

initial
begin clk=0;
forever #5 clk=!clk;
tr.clk=clk;
end
```

```
initial begin
tr.reset=1;
init(tr);
checker_res(tr);
sampling(tr);

repeat(15)begin
assert(tr.randomize());
init(tr);
checker_res(tr);
sampling(tr);

sampling(tr);

defection in the second in t
```

```
task checker_res(transaction tr);
golden_model(tr);

### (#Clegedge_clk);
#### (#Clestr.C)begin

#### (#Clestr.C)b
```

```
function void sampling(transaction ts);

function void sampling(transacti
```

Package

```
package pack;

typedef enum (MAXPOS=7,MAXNEG=-8,ZERO=0) corner_e;

class transaction;

bit clk;

rand bit reset;

rand bit signed [3:0] A; // bit data A in 2's complement

rand bit signed [3:0] B; // bit data B in 2's complement

rand bit signed [4:0] C;

rand corner_e wanted_case_A, wanted_case_B;

rand bit signed [3:0] remaning_A, remaning_B;

constraint x(

remaning_Al= MAXPOS || MAXNEG || ZERO;

remaning_Bl= MAXPOS || MAXNEG || ZERO;

reset dist (1:-2,0:-98);

A dist (wanted_case_A:-80,remaning_A:-20);

B dist (wanted_case_B:-80,remaning_B:-20);

B covergroup Covgrp_A;

CP_A1: coverpoint A(

bins data_0=(0);

bins data_0=(0);

bins data_min=(MAXNEG);

bins data_default=default;

}

CP_A2: coverpoint A(

bins data_default=default;

bins data_man=(maxPOS=>MAXNEG);

bins data_min=(MAXNEG>);

bins data_min=(MAXNEG>>MAXPOS);

bins data_minmax=(MAXNEG=>MAXPOS);

bins data_minmax=(MAXNEG=>MAXPOS);
```

```
covergroup Covgrp_B;

CP_B1: coverpoint A{
    bins data_={0}{};
    bins data_max={MAXPOS};
    bins data_default=default;
}

CP_B2: coverpoint A{
    bins data_default=default;
}

CP_B2: coverpoint A{
    bins data_max=(MAXPOS);
    bins data_maxmin=(MAXPOS=>MAXPOS);
    bins data_maxmin=(MAXNEG=>MAXPOS);
}

endgroup

function new();

Covgrp_A = new();
    Covgrp_B = new();
    endfunction //new()

endpackage
```

Do file

```
vlib work
vlog adder.v Adder_tb.sv pack.sv +cover -covercells
vsim -voptargs=+acc work.Adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all
quit -sim
vcover report adder_tb.ucdb -details -all -output coverage_report.txt
```

Verification plan

1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2		we assert reset to high at first then we randomize output C should =0	Directed at the start of the simulation then randomized under constraint to be high most of time	•	we check result by checker task that compare C with expect c from golden model
3		we randomize inputs and check outputs by checker task	B under constraint that they take max and neg and zero	A and B when they	we check result by checker task that compare C with expect c from golden model

Code coverage

```
Statement Coverage:
   Enabled Coverage
                                      Hits
                           Active
                                             Misses % Covered
                                                 0
   Stmts
                                                     100.0
-----Statement Details-----
Statement Coverage for file adder.v --
   1
                                              module adder (
   2
                                                 input clk,
   3
                                                 input reset,
   4
                                                 input signed [3:0] A, // Input data A in 2's complement
   5
                                                 input signed [3:0] B, // Input data B in 2's complement
                                                 output reg signed [4:0] C // Adder output in 2's complement
   6
   7
                                                         );
   8
   9
                                                // Register output C
   10
                                        24
                                                always @(posedge clk or posedge reset) begin
   11
                                                   if (reset)
                                        6
                                                     C <= 5'b0;
   12
   13
                                                   else
   14
                 1
                                        18
                                                     C <= A + B;
   15
                                                end
   16
   17
                                              endmodule
Branch Coverage:
   Enabled Coverage
                            Active
                                      Hits
                                             Misses % Covered
   -----
                                             -----
   Branches
                              2
                                       2
                                                 0
                                                    100.0
```

Enabled Coverage	Active	Hit				Covered	
Branches	2		2			100.0	
	====Branch	Details=					
ch Coverage for file a	dder.v						
	IF	Branch					
11		2	4	Count	co	ming in	to IF
11 1 13 1			6 8		ı+ el	(reset)
ch totals: 2 hits of 2	branches =	_	0		-	36	
ition Coverage:							
Enabled Coverage	Active	Covere				Covered	
FEC Condition Terms ession Coverage:	0		0			100.0	
Enabled Coverage		Covere				Covered	
FEC Expression Terms	0		0			100.0	
Coverage: Enabled Coverage	Active	Hit				Covered	
FSMs			-			100.0	
States	0		0			100.0	
Transitions le Coverage:	0		0	0		100.0	
Enabled Coverage	Active	Hit					
Toggle Bins	30		0			100.0	
	=====Tnggle	Netails=					
e Coverage:	0-+	U24- M		9/ C=1/==			
nabled Coverage	Active			% Cover			
oggle Bins	30	30		100			
	==Toggle Deta	ils=====					=
e Coverage for File adder	.v						

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	reset	1	1	100.00
4	A[3]	1	1	100.00
4	A[2]	1	1	100.00
4	A[1]	1	1	100.00
4	A[0]	1	1	100.00
5	B[3]	1	1	100.00
5	B[2]	1	1	100.00
5	B[1]	1	1	100.00
5	B[0]	1	1	100.00
6	C[4]	1	1	100.00
6	C[3]	1	1	100.00
6	C[2]	1	1	100.00
6	C[1]	1	1	100.00
6	c[ø]	1	1	100.00

Total Node Count =
Toggled Node Count =
Untoggled Node Count = 15 15 0

Toggle Coverage = 100.0% (30 of 30 bins)


<u>Functional coverage</u>

overgroup	Metric	Goal	Status		
TYPE /pack/transaction/Covgrp_A	100.0%	100	Covered		
covered/total bins:	6	6			
missing/total bins:	400.0%	6			
<pre>% Hit: Coverpoint Covgrp_A::CP_A1</pre>	100.0% 100.0%	100 100	Covered		
covered/total bins:	3	3	Covered		
missing/total bins:	0	3			
% Hit:	100.0%	100			
Coverpoint Covgrp_A::CP_A2	100.0%	100	Covered		
covered/total bins:	3	3			
missing/total bins:	0	3			
% Hit:	100.0%	100			
CLASS transaction	Α.				
Covergroup instance \/pack::transaction::Co		100	Covered		
covered/total bins:	100.0%	100	covered		
missing/total bins:	0	6			
% Hit:	100.0%	100			
Coverpoint CP_A1	100.0%	100	Covered		
covered/total bins:	3	3			
missing/total bins:	0	3			
% Hit:	100.0%	100			
bin data_0	5	1	Covered		
bin data_max	4 5	1 1	Covered Covered		
bin data_min default bin data_default	4	1	Occurred		
Coverpoint CP_A2	100.0%	100	Covered		
covered/total bins:	3	3			
01.466					
	ction::Covgrp_A	100 0	_Σ	100	Covered
Covergroup instance \/pack::transac	ction::Covgrp_A	100.0		100	Covered
Covergroup instance \/pack::transac	ction::Covgrp_A		5	6	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins:	ction::Covgrp_A		5 9	6 6	Covered
Covergroup instance \/pack::transac	ction::Covgrp_A		5 9	6	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins:	ction::Covgrp_A		5 0 %	6 6	Covered Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.0	5 0 %	6 6 100	
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins:	ction::Covgrp_A	100.09 100.09	5 0 % %	6 6 100 100 3	
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins:	ction::Covgrp_A	100.09 100.09	5 0 % % 3	6 6 100 100 3 3	
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit:	ction::Covgrp_A	100.09 100.09	5 9 % % % 3 9 %	6 6 100 100 3 3 100	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit: bin data_0	ction::Covgrp_A	100.05	5 6 6 7 8 8 8 8 8 8	6 100 100 3 3 100	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit:	ction::Covgrp_A	100.05	5 6 6 6 8 3 3 6 6 5 4	6 6 100 100 3 3 100 1	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit: bin data_0	ction::Covgrp_A	100.05	5 6 6 7 8 8 8 8 8 8	6 100 100 3 3 100	Covered
Covergroup instance \/pack::transac covered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit: bin data_0 bin data_max bin data_min	ction::Covgrp_A	100.03	5 6 6 6 8 3 3 6 6 5 4	6 6 100 100 3 3 100 1	Covered Covered Covered
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit: bin data_0 bin data_max bin data_min default bin data_default	ction::Covgrp_A	100.00	5 6 6 6 8 8 8 5 5 4 4 1	6 6 100 100 3 3 100 1	Covered Covered Covered Covered Occurred
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.00	5 6 6 8 8 3 8 6 5 4 4 1 4 8	6 6 100 100 3 3 100 1 1 1	Covered Covered Covered Covered
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.03	5 6 6 6 8 8 8 5 4 4 4 4 8 8	6 6 100 100 3 3 100 1 1 1 100 3	Covered Covered Covered Covered Occurred
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.03	5 6 6 7 8 8 8 8 5 1 4 1 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	6 6 100 100 3 3 100 1 1 1 1	Covered Covered Covered Covered Occurred
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.05 100.05 100.05	5 6 6 6 7 8 8 8 9 9 9 9 9 9 9 8 8 8 8 8 9 9 9 9	6 6 100 100 3 3 100 1 1 1 1 100 3 3 100	Covered Covered Covered Occurred Covered
Covergroup instance \/pack::transacccovered/total bins: missing/total bins: % Hit: Coverpoint CP_A1	ction::Covgrp_A	100.05 100.05 100.05	5 6 6 7 8 8 8 8 5 1 4 1 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	6 6 100 100 3 3 100 1 1 1 1	Covered Covered Covered Covered Occurred
missing/total bins: % Hit: Coverpoint CP_A1 covered/total bins: missing/total bins: % Hit: bin data_0 bin data_max bin data_min default bin data_default Coverpoint CP_A2 covered/total bins: missing/total bins: % Hit:	ction::Covgrp_A	100.05 100.05 100.05	5 6 6 6 7 8 8 8 9 9 9 9 9 9 9 8 8 8 8 8 9 9 9 9	6 6 100 100 3 3 100 1 1 1 1 100 3 3 100	Covered Covered Covered Occurred Covered

CLASS transaction Covergroup instance \/pack::transaction::Covgrp_B 100.0% 100 Covered covered/total bins: 6 6 missing/total bins: 0 6 % Hit: 100.0% 100 Coverpoint CP_B1 100.0% 100 Covered covered/total bins: 3 3 missing/total bins: 0 3 % Hit: 100.0% 100 bin data_0 5 Covered 1 bin data_max 4 Covered 1 bin data_min 5 Covered 1 default bin data_default Occurred Coverpoint CP_B2 100.0% 100 Covered covered/total bins: 3 3 missing/total bins: 0 3 100.0% % Hit: 100 bin data 0max 1 1 Covered bin data maxmin 1 1 Covered 1 Covered bin data minmax

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 2

Simulation



Fsm project

<u>Design</u>

```
## Module FSM_010(clk, rst, x, y, users_count);

parameter IDLE = 2'b00;

parameter TOLE = 2'b10;

parameter SME = 2'b10;

parameter SME = 2'b10;

input clk, rst, x;

output y;

output reg [9:0] users_count;

reg [1:0] cs, ns;

always @(*) begin

case (cs)

IDLE:

if (x)

ns = IDLE;

else

ns = ZERO;

ZERO:

if (x)

ns = DNE;

else

ns = STORE;

STORE:

STORE:

if (x)

ns = IDLE;

else

ns = TOLE;

else

ns = STORE;

STORE:

STORE:

STORE:

store

ns = IDLE;

else

ns = TOLE;

else

ns = TOLE;

else

ns = IDLE;

else

ns = IDLE;
```

```
| always @(posedge clk or posedge rst) begin | if(rst) begin | cs <= IDLE; | end | else begin | cs <= ns; | end |
```

<u>Tb</u>

```
## day composed content of the content of the
```

```
## Proceedings of Control of
```

Package

```
typedef enum { Idle=0,zero,one,Store} state_e;
         class fsm_transaction;
            rand bit x,rst;
             bit[9:0]user_count_exp;
            bit y_exp;
             state_e check;
             constraint q{
                rst dist {0:=95,1:=5};
                x dist {0:= 67,1:=33};
             covergroup Covgup @(negedge clk);
                cover_x:coverpoint x{
                    bins wanted_seq=(0=>1=>0);
                 stats:coverpoint check{
                     bins t1=(Idle=>Idle);
                     bins t2=(Idle=>zero);
                     bins t3=(zero=>zero);
                    bins t4=(zero=>one);
                    bins t5=(one=>Store);
                    bins t6=(one=>Idle);
                     bins t7=(Store=>Idle);
                     bins t8=(Store=>zero);
                     bins reseting=(Idle,zero,one,Store=>Idle); // case reset
28
                     illegal_bins wrong_transation=[0=>2,3,1=>0,3,2=>1,2,3=>2,3];
             function new();
                Covgup=new();
```

Do file

```
vlib work
vlog FSM_010.v fsm1_tb.sv pack.sv +cover -covercells
vsim -voptargs=+acc work.fsm1_tb -cover
add wave *
coverage save fsm_tb.ucdb -onexit
run -all

coverage exclude -du FSM_010 -togglenode {users_count[3]}
coverage exclude -du FSM_010 -togglenode {users_count[4]}
coverage exclude -du FSM_010 -togglenode {users_count[5]}
coverage exclude -du FSM_010 -togglenode {users_count[6]}
coverage exclude -du FSM_010 -togglenode {users_count[7]}
coverage exclude -du FSM_010 -togglenode {users_count[8]}
coverage exclude -du FSM_010 -togglenode {users_count[9]}

quit -sim
vcover report fsm_tb.ucdb -details -all -output coverage_report.txt
```

Verification plan

Label	Description	Stimulus Generation	Functionality Check	functionality coverage
FSM_reset	verify the output when rst is high	we directed at start of sinulation then we randomize under constraint that it will be off most of time	we check by send object to check result task and compare with output_expected from golden model task	-
FSM_INPUT	We verify output y and counter when input X generated	randomized under constraint that X is high for 67% of simulation time	we check by send object to check result task and compare with output_expected from golden model task	we cover transation from 0 to 1 to 0 to discover output y and we cover all possible transation in fsm and made unvalid transation in illegal bin

Code coverage

Branch totals: 2 hits of 2 branches = 100.0%

```
Active
                               Hits Misses % Covered
  Enabled Coverage
-----Statement Details-----
Statement Coverage for file FSM_010.v --
                                      // Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
                                       // Description: 010-sequence-detector Design
                                      10
11
12
                                         input clk, rst, x;
                                        output y;
output reg [9:0] users_count;
  17
                                        reg [1:0] cs, ns;
                                        always @(*) begin
  20
                                                    IDLE:
                         Active
                                  Hits
                                        Misses % Covered
  Enabled Coverage
-----Branch Details----
Branch Coverage for file FSM 010.v --
                  -----CASE Branch----
                                    70
15
   21
                                       Count coming in to CASE
  22
                                    26
                                                         ZERO:
                                                         ONE:
STORE:
   37
                                                                   ns = IDLE;
Branch totals: 5 hits of 5 branches = 100.0%
                                                               if (x)
                                                               else
Branch totals: 2 hits of 2 branches = 100.0%
                                         Count coming in to IF
      1
   30
                                    13
                                                               else
Branch totals: 2 hits of 2 branches = 100.0%
                                    19
                                         Count coming in to IF
   33
                                                               if (x)
   35
                                                               else
```

	-			
Toggle Coverage:				
Enabled Coverage	Active	Hits	Misses % Covered	
Toggle Bins	22	22	0 100.0	

-----Toggle Details-----

Toggle Coverage for File FSM_010.v --

Line	Node	1H->0L	0L->1H	"Coverage"
14	х	1	1	100.00
14	rst	1	1	100.00
14	clk	1	1	100.00
15	у	1	1	100.00
16	users_count[2]	1	1	100.00
16	users_count[1]	1	1	100.00
16	users_count[0]	1	1	100.00
18	ns[1]	1	1	100.00
18	ns[0]	1	1	100.00
18	cs[1]	1	1	100.00
18	cs[0]	1	1	100.00

Total Node Count = 11 Toggled Node Count = 11 Untoggled Node Count = θ

Toggle Coverage = 100.0% (22 of 22 bins)

Functional coverage

COVERGROUP COVERAGE:

Covergroup	Metric	Goal	Status
TYPE /pack/fsm transaction/Covgup	100.0%	100	Covered
covered/total bins:	10	10	
missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint Covgup::cover x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
Coverpoint Covgup::stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
CLASS fsm transaction			
Covergroup instance \/pack::fsm_transaction::Co	vgup		
	100.0%	100	Covered
covered/total bins:	10	10	
missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint cover x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin wanted_seq	9	1	Covered
Coverpoint stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
illegal bin wrong transation	0		ZERO
bin t1	3	1	Covered
hin to	2	1	Covered

missing/total bins:	0	10	
% Hit:	100.0%	100	
Coverpoint cover_x	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin wanted_seq	9	1	Covered
Coverpoint stats	100.0%	100	Covered
covered/total bins:	9	9	
missing/total bins:	0	9	
% Hit:	100.0%	100	
illegal_bin wrong_transation	0		ZERO
bin t1	3	1	Covered
bin t2	8	1	Covered
bin t3	19	1	Covered
bin t4	11	1	Covered
bin t5	7	1	Covered
bin t6	4	1	Covered
bin t7	2	1	Covered
bin t8	5	1	Covered
bin reseting	10	1	Covered

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

<u>Simulation</u>

