

ALSU_SHIFT_reg

```
1  module ALSU(ALSU_if if_t);
2
3  reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
4  reg signed [1:0] cin_reg;
5  reg [2:0] opcode_reg;
6  reg signed [2:0] A_reg, B_reg; //change to signed
7  reg signed [5:0] out_next;
8  wire invalid_red_op, invalid_opcode, invalid;
9
10 reg signed [5:0] out_shift_reg;
11
12 //Invalid handling
13 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
14 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
15 assign invalid = invalid_red_op | invalid_opcode;
16
17
18
19 //Registering input signals
20 always @(posedge if_t.clk or posedge if_t.rst) begin
21     if(if_t.rst) begin
22         cin_reg <= 0;
23         red_op_B_reg <= 0;
24         red_op_A_reg <= 0;
25         bypass_B_reg <= 0;
26         bypass_A_reg <= 0;
27         direction_reg <= 0;
28         serial_in_reg <= 0;
29         opcode_reg <= 0;
30         A_reg <= 0;
31         B_reg <= 0;
```

```
32
33     end else begin
34         cin_reg <= if_t.cin;
35         red_op_B_reg <= if_t.red_op_B;
36         red_op_A_reg <= if_t.red_op_A;
37         bypass_B_reg <= if_t.bypass_B;
38         bypass_A_reg <= if_t.bypass_A;
39         direction_reg <= if_t.direction;
40         serial_in_reg <= if_t.serial_in;
41         opcode_reg <= if_t.opcode;
42         A_reg <= if_t.A;
43         B_reg <= if_t.B;
44
45     end
46 end
47
48 //leds output blinking
49 always @(posedge if_t.clk or posedge if_t.rst) begin
50     if(if_t.rst) begin
51         if_t.leds <= 0;
52     end else begin
53         if (invalid)
54             if_t.leds <= ~if_t.leds;
55         else
56             if_t.leds <= 0;
57     end
58 end
59
```

```

97     3'h2: begin //here we add condition to check full adder if ON or OFF
98         if(if_t.FULL_ADDER == "ON")
99             if_t.out <= A_reg + B_reg+cin_reg;
100         else if(if_t.FULL_ADDER == "OFF")
101             if_t.out <= A_reg + B_reg;
102
103
104     end
105     3'h3: if_t.out <= A_reg * B_reg;
106     3'h4: begin //100
107         if_t.out <= out_shift_reg;
108     end
109     3'h5: begin//101
110         if_t.out <= out_shift_reg;
111     end
112     default: if_t.out<=if_t.out;
113 endcase
114 end
115 end
116 out_next<=if_t.out;
117 end

```

```

Search (Ctrl+Shift+F) //////////////////////////////////////
2 // AUTHOR: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: Shift register Design
6 //
7 //////////////////////////////////////
8 module shift_reg (shift_reg_if if_t);
9
10
11 always @(*) begin
12
13     if (if_t.mode) // rotate
14         if (if_t.direction) // left
15             if_t.dataout = {if_t.datain[4:0], if_t.datain[5]};
16         else
17             if_t.dataout = {if_t.datain[0], if_t.datain[5:1]};
18         else // shift
19             if (if_t.direction) // left
20                 if_t.dataout = {if_t.datain[4:0], if_t.serial_in};
21             else
22                 if_t.dataout = {if_t.serial_in, if_t.datain[5:1]};
23     end
24 endmodule

```

```

1  package test_pkg;
2  import uvm_pkg::*;
3  `include "uvm_macros.svh"
4  import ALSU_sequence_pkg::*;
5  import ALSU_env_pkg::*;
6  import shift_env_pkg::*;
7  import config_object_pkg::*;
8  import ALSU_seq_item_pkg::*;
9  class ALSU_test extends uvm_test;
10     `uvm_component_utils(ALSU_test);
11
12     reset_sequence reset_seq;
13     main_sequence main_seq;
14     second_sequence second;
15
16     ALSU_env A_env;
17     shift_reg_env S_env;
18
19     virtual ALSU_if vif;
20     ALSU_config ALSU_cfg;
21     ALSU_config SHIFT_cfg;
22
23     function new(string name="test",uvm_component parent=null);
24         super.new(name,parent);
25     endfunction
26
27     function void build_phase(uvm_phase phase);
28         super.build_phase(phase);
29         reset_seq=reset_sequence::type_id::create("reset");
30         main_seq =main_sequence::type_id::create("main");
31         second=second_sequence::type_id::create("second");
32     endfunction

```

```

32
33     A_env=ALSU_env::type_id::create("ALSU env",this);
34     S_env=shift_reg_env::type_id::create("SHIFT env",this);
35
36     set_type_override_by_type(seq_item::get_type(), alsu_seq_item_valid_invalid::get_type());
37     ALSU_cfg=ALSU_config::type_id::create("ALSU object");
38     SHIFT_cfg=ALSU_config::type_id::create("SHIFT object");
39
40     if(!uvm_config_db #(virtual ALSU_if)::get(this,"", "ALSU_K",ALSU_cfg.vif))
41         `uvm_fatal("build_phase","unable to get ALSU virtual if");
42
43     if(!uvm_config_db #(virtual shift_reg_if)::get(this,"", "SHIFT_K",SHIFT_cfg.sif))
44         `uvm_fatal("build_phase","unable to get shift virtual if");
45     ALSU_cfg.is_active =UVM_ACTIVE;
46     SHIFT_cfg.is_active =UVM_PASSIVE;
47
48     uvm_config_db #(ALSU_config)::set(this,"*", "ALSU_cfg",ALSU_cfg);
49     uvm_config_db #(ALSU_config)::set(this,"*", "shift_cfg",SHIFT_cfg);
50
51     endfunction
52
53     task run_phase(uvm_phase phase);
54         super.run_phase(phase);
55         phase.raise_objection(this);
56         //start seq
57         /* `uvm_info("run_phase","reset sequence start",UVM_MEDIUM);
58         reset_seq.start(A_env.agt.sqr);*/
59         `uvm_info("run_phase","main sequence start",UVM_MEDIUM);
60         main_seq.start(A_env.agt.sqr);
61         `uvm_info("run_phase","second sequence start",UVM_MEDIUM);
62         second.start(A_env.agt.sqr);
63         phase.drop_objection(this);
64     endtask
65
66     endclass //ALSU_if
67
68
69     endpackage

```

```

import uvm_pkg::*;
`include "uvm_macros.svh"
import shift_seq_item_pkg::*;

class shift_reg_driver extends uvm_driver #(shift_seq_item);
    `uvm_component_utils(shift_reg_driver);
    virtual shift_reg_if vif;
    shift_seq_item itm;

    function new(string name = "shift_reg_driver", uvm_component parent =null);
        super.new(name,parent);
    endfunction

    task run_phase(uvm_phase phase);
        super.run_phase(phase);

        forever begin
            itm=shift_seq_item::type_id::create("item_send");
            seq_item_port.get_next_item(itm);
            vif.serial_in=itm.serial_in;
            vif.direction=itm.direction;
            vif.mode=itm.mode;
            vif.datain=itm.datain;
            #2;

            seq_item_port.item_done();
            `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
        end
    endtask
endclass
endpackage

```

```

4  `include "uvm_macros.svh"
5  import shift_seq_item_pkg::*;
6
7  class shift_reg_monitor extends uvm_monitor;
8      `uvm_component_utils(shift_reg_monitor);
9      virtual shift_reg_if vif;
10     shift_seq_item itm;
11     uvm_analysis_port #(shift_seq_item) mon_p;
12
13     function new(string name = "shift_reg_monitor", uvm_component parent =null);
14         super.new(name,parent);
15     endfunction
16
17     function void build_phase(uvm_phase phase);
18         super.build_phase(phase);
19         mon_p=new("shift monitor port",this);
20     endfunction
21
22     task run_phase(uvm_phase phase);
23         super.run_phase(phase);
24         forever begin
25             itm=shift_seq_item::type_id::create("items recived");
26             #6;
27             itm.serial_in=vif.serial_in;
28             itm.direction=vif.direction;
29             itm.mode=vif.mode;
30             itm.datain=vif.datain;
31             mon_p.write(itm);
32             `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
33         end
34     endtask
35 endclass

```

```

1  import uvm_pkg::*;
2  `include "uvm_macros.svh"
3  import test_pkg::*;
4
5  module top();
6      bit clk=0;
7      always #5 clk=!clk;
8
9      ALSU_if if_t(clk);
10     shift_reg_if sr_t();
11     shift_reg SR(sr_t);
12     ALSU DUT (if_t);
13
14
15     assign sr_t.serial_in=DUT.serial_in_reg;
16     assign sr_t.direction=DUT.direction_reg;
17     assign sr_t.mode=DUT.opcode_reg[0];
18     assign sr_t.datain=if_t.out;
19     assign DUT.out_shift_reg=sr_t.dataout;
20
21     bind ALSU Asseritions AS(if_t);
22
23     initial begin
24         uvm_config_db #(virtual ALSU_if)::set(null,"*", "ALSU_K",if_t);
25         uvm_config_db #(virtual shift_reg_if)::set(null,"*", "SHIFT_K",sr_t);
26         run_test("ALSU_test");
27     end
28
29 endmodule

```

```

1  package shift_agent_pkg;
2
3  import uvm_pkg::*;
4  `include "uvm_macros.svh"
5  import shift_monitor_pkg::*;
6  import shift_driver_pkg::*;
7  import shift_sequencer_pkg::*;
8  import config_object_pkg::*;
9  import shift_seq_item_pkg::*;
10
11 class shift_reg_agent extends uvm_agent;
12     `uvm_component_utils(shift_reg_agent);
13     shift_reg_monitor mon;
14     shift_reg_sequencer sqr;
15     shift_reg_driver drv;
16     uvm_analysis_port #(shift_seq_item) agt_p;
17     ALSU_config cfg;
18     uvm_active_passive_enum is_active;
19     function new(string name = "shift_reg_agent", uvm_component parent =null);
20         super.new(name,parent);
21     endfunction
22
23     function void build_phase(uvm_phase phase);
24         super.build_phase(phase);
25         mon=shift_reg_monitor::type_id::create("monitor",this);
26         agt_p=new("agent_port",this);
27         if(!uvm_config_db #(ALSU_config)::get(this,"","shift_cfg",cfg))
28             `uvm_fatal("build_phase","cant get shift virtual interface");
29         is_active=cfg.is_active;
30         if(is_active==UVM_ACTIVE)begin
31             sqr=shift_reg_sequencer::type_id::create("driver",this);
32             drv=shift_reg_driver::type_id::create("sequencer",this);

```

```

32             drv=shift_reg_driver::type_id::create("sequencer",this);
33         end
34
35     endfunction
36
37     function void connect_phase(uvm_phase phase);
38         super.connect_phase(phase);
39         mon.mon_p.connect(agt_p);
40         mon.vif=cfg.sif;
41         if(is_active==UVM_ACTIVE)begin
42             drv.seq_item_port.connect(sqr.seq_item_export);
43             drv.vif=cfg.sif;
44         end
45     endfunction
46
47
48     endclass
49
50
51
52
53
54     endpackage

```

```

1  package constant_enums;
2      typedef enum { OR=0,XOR,ADD,MULT,SHIFT,ROTATE,INVALID6,INVALID7 } Opcode_e;
3      typedef enum {MAXPOS=3,MAXNEG=-4,ZERO=0}corner_state_e;
4
5  endpackage

```

```

1  package config_object_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4
5
6  class ALSU_config extends uvm_object ;
7      `uvm_object_utils(ALSU_config);
8      virtual shift_reg_if sif;
9      virtual ALSU_if vif;
10     uvm_active_passive_enum is_active;
11
12     function new(string name ="configuration object");
13         super.new(name);
14     endfunction
15
16
17     endclass //ALSU_if
18
19
20 endpackage

```

==== File: ALSU.sv

Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
Stmts	48	48	0	100.0

-----Statement Details-----

Statement Coverage for file ALSU.sv --

1			module ALSU(ALSU_if if_t);
2			
3			reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
4			reg signed [1:0] cin_reg;
5			reg [2:0] opcode_reg;
6			reg signed [2:0] A_reg, B_reg; //change to signed
7			reg signed [5:0] out_next;
8			wire invalid_red_op, invalid_opcode, invalid;
9			
10			reg signed [5:0]out_shift_reg;
11			
12			//Invalid handling
13	1	47952	assign invalid_red_op = (red_op_A_reg red_op_B_reg) & (opcode_reg[1] opcode_reg[2]);
14	1	45749	assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
15	1	9978	assign invalid = invalid_red_op invalid_opcode;
16			
17			
18			
19			//Registering input signals
20	1	50891	always @(posedge if_t.clk or posedge if_t.rst) begin
21			if(if_t.rst) begin
22	1	1825	cin reg <= 0;

File Edit Format View Help

				1531 Covered
/top/DUT/AS/INVALID_cover	Assertions Verilog SVA	_Assertions.sv(245)		7008 Covered
/top/DUT/AS/OR1_cover	Assertions Verilog SVA	_Assertions.sv(248)		363 Covered
/top/DUT/AS/OR3_cover	Assertions Verilog SVA	_Assertions.sv(250)		228 Covered
/top/DUT/AS/OR4_cover	Assertions Verilog SVA	_Assertions.sv(251)		213 Covered
/top/DUT/AS/OR5_cover	Assertions Verilog SVA	_Assertions.sv(252)		6580 Covered
/top/DUT/AS/XOR1_cover	Assertions Verilog SVA	_Assertions.sv(255)		324 Covered
/top/DUT/AS/XOR3_cover	Assertions Verilog SVA	_Assertions.sv(257)		192 Covered
/top/DUT/AS/XOR4_cover	Assertions Verilog SVA	_Assertions.sv(258)		233 Covered
/top/DUT/AS/XOR5_cover	Assertions Verilog SVA	_Assertions.sv(259)		6577 Covered
/top/DUT/AS/FullADD_cover	Assertions Verilog SVA	_Assertions.sv(262)		5623 Covered
/top/DUT/AS/Mult_cover	Assertions Verilog SVA	_Assertions.sv(266)		5587 Covered
/top/DUT/AS/shiftL_cover	Assertions Verilog SVA	_Assertions.sv(269)		2734 Covered
/top/DUT/AS/shiftR_cover	Assertions Verilog SVA	_Assertions.sv(270)		2837 Covered
/top/DUT/AS/rotateLeft_cover	Assertions Verilog SVA	_Assertions.sv(273)		2730 Covered
/top/DUT/AS/rotateRight_cover	Assertions Verilog SVA	_Assertions.sv(274)		2844 Covered

TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 19

bin Add_cin1	4086	1	Covered
Cross shift	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin shift_Si0	4147	1	Covered
bin shift_Si1	4147	1	Covered
Cross shift_rotate	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin shu_rot_d0	8364	1	Covered
bin shu_rot_d1	8266	1	Covered
Cross walkingones	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin arithA	94	1	Covered
bin arithB	39	1	Covered
Cross invalidation	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin ROpA_notXoR	6686	1	Covered
bin ROpB_notXoR	6658	1	Covered

[1] - Does not contribute coverage as weight is 0

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 2

Part 2

```
26
27     function void build_phase(uvm_phase phase);
28         super.build_phase(phase);
29         reset_seq=reset_sequence::type_id::create("reset");
30         main_seq =main_sequence::type_id::create("main");
31         second=second_sequence::type_id::create("second");
32
33         A_env=ALSU_env::type_id::create("ALSU env",this);
34         S_env=shit_reg_env::type_id::create("SHIFT env",this);
35
36         set_type_override_by_type(seq_item::get_type(), alsu_seq_item_valid_invalid::get_type());
37         ALSU_cfg=ALSU_config::type_id::create("ALSU object");
38         SHIFT_cfg=ALSU_config::type_id::create("SHIFT object");
39
40         if(!uvm_config_db #(virtual ALSU_if)::get(this,"", "ALSU_K",ALSU_cfg.vif))
41             `uvm_fatal("build_phase","unable to get ALSU virtual if");
42
43         if(!uvm_config_db #(virtual shift_reg_if)::get(this,"", "SHIFT_K",SHIFT_cfg.sif))
44             `uvm_fatal("build_phase","unable to get shift virtual if");
45         ALSU_cfg.is_active =UVM_ACTIVE;
46         SHIFT_cfg.is_active =UVM_PASSIVE;
47
48         uvm_config_db #(ALSU_config)::set(this,"*", "ALSU_cfg",ALSU_cfg);
49         uvm_config_db #(ALSU_config)::set(this,"*", "shift_cfg",SHIFT_cfg);
50
51     endfunction
52
```

```
1  package ALSU_seq_item_pkg;
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4      import constant_enums::*;
5
6      class seq_item extends uvm_sequence_item;
7          `uvm_object_utils(seq_item);
8          rand bit clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
9          rand logic cin;
10         rand Opcode_e opcode;
11         rand bit signed [2:0] A, B;
12         bit signed [5:0] out;
13         bit [15:0] leds;
14
15         bit [2:0] ones_numbers={3'b001,3'b010,3'b100};
16         rand bit [2:0] found,notfound;
17         rand corner_state_e a_state;
18         rand bit [2:0] rem_numbers;
19         rand Opcode_e arr[6];
20         function new(string name ="ALSU_seq_item");
21             super.new(name);
22         endfunction
23
24         function string convert2string();
25             return $sprintf("%s reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
26                 direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b ,out =%0b,leds=%0b ",
27                 super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B,out,leds);
28         endfunction
29
30         function string convert2string_stimulus();
31             return $sprintf("%s reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
32                 direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b",
33                 super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B);
34         endfunction
35
36         constraint x {
37             rem_numbers!= MAXPOS||MAXNEG||ZERO;
38             rst dist {1:=5, 0:=95};
39             opcode <= ROTATE;
40             found inside {ones_numbers};
41         }
42     endclass
43 endpackage
```



```

36 constraint x {
37     rem_numbers != MAXPOS || MAXNEG || ZERO;
38     rst dist {1:=5 , 0:=95};
39     opcode <= ROTATE;
40     found inside {ones_number};
41     !(notfound inside {ones_number});
42
43     if (opcode == ADD || opcode == MULT){
44         A dist {a_state:=80,rem_numbers:=20};
45         B dist {a_state:=80,rem_numbers:=20};
46     }
47     if (opcode == OR || opcode == XOR ){
48         if (red_op_A){
49             A dist {found:=80,notfound:=20};
50             B==3'b000;
51         }
52         else if (red_op_B){
53             B dist {found:=80,notfound:=20};
54             A==3'b000;
55         }
56     }
57
58     opcode dist {[OR:ROTATE]:=80,[INVALID6:INVALID7]};
59
60     bypass_A dist {0:=90,1:=10};
61     bypass_B dist {0:=90,1:=10};
62 }
63
64 constraint y{
65     opcode <= ROTATE;
66     unique(arr);
67     foreach(arr[i])
68         arr[i] inside {[OR:ROTATE]};
69 }
70 endclass //ALSU_if
71



```

```

72
73 class alsu_seq_item_valid_invalid extends seq_item;
74     `uvm_object_utils(alsu_seq_item_valid_invalid);
75
76     function new(string name ="seq_item_extended");
77         super.new(name);
78     endfunction
79
80     constraint x {
81         rem_numbers != MAXPOS || MAXNEG || ZERO;
82         rst dist {1:=5 , 0:=95};
83
84         found inside {ones_number};
85         !(notfound inside {ones_number});
86
87         if (opcode == ADD || opcode == MULT){
88             A dist {a_state:=80,rem_numbers:=20};
89             B dist {a_state:=80,rem_numbers:=20};
90         }
91         if (opcode == OR || opcode == XOR ){
92             if (red_op_A){
93                 A dist {found:=80,notfound:=20};
94                 B==3'b000;
95             }
96             else if (red_op_B){
97                 B dist {found:=80,notfound:=20};
98                 A==3'b000;
99             }
100         }
101
102         bypass_A dist {0:=90,1:=10};
103         bypass_B dist {0:=90,1:=10};
104     }
105
106
107     constraint y{
108         unique(arr);
109         foreach(arr[i])
110             arr[i] inside {[OR:ROTATE]};
111     }

```

valid



Invalid

