## **ASSIGMENT 3**

#### counter

## **Design**

```
<mark>dule</mark> counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
     parameter WIDTH = 4;
input clk;
input rst_n;
input load_n;
input up_down;
15 input ce;
16 input [WIDTH-1:0] data_load;
output reg [WIDTH-1:0] count_out;
output max_count;
output zero;
21 always @(posedge clk) begin
22 if (!rst_n)
            count_out <= 0;
       else if (!load_n)
           count_out <= data_load;</pre>
           if (up_down)
                  count_out <= count_out + 1;</pre>
                 count_out <= count_out - 1;</pre>
     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
      assign zero = (count_out == 0)? 1:0;
      endmodule
```

```
# number of correct =501 ,error=0
# ** Note: $finish : counter_tb.sv(41)
# Time: 5005 ns Iteration: 1 Instance: /counter_tb
# 1
```

## <u>Tb</u>

```
import all_item::*;

int error=0,correct =0;

module counter_tb();

module counter_tb();

parameter WIDTH = 4;

logic clk=1,rst_n,load_n,up_down,ce;
logic [MIDTH-1:0] data_load;
logic [MIDTH-1:0] count_out;
logic max_count,zero;
bit[3:0] last_value=0;

counter #(.WIDTH(WIDTH)) co [.*];

initial begin
forever begin#5 clk=!clk;
tr.clk=clk;
end
end
transaction tr=new();
```

```
∨ initial begin
         tr.rst_n=0; rst_n=tr.rst_n;
         check_result(tr);
         repeat(500)begin
             assert (tr.randomize() );
             rst n=tr.rst n;
            load_n=tr.load_n;
             up_down=tr.up_down;
           data_load=tr.data_load ;
tr.count_out=count_out;
         check_result(tr);
         $display("number of correct =%0d ,error=%0d",correct,error);
     $finish;
44 v task check_result(input transaction trans);
         golden_model(trans);
         @(negedge clk);
         if(trans.count_out!=count_out || trans.zero!=zero || trans.max_count!=max_count)begin
             $display("@%0t there is error count=%0d , zero=%0d ,max_count=%0d",$time,trans.count_out,trans.zero,trans.max_count);
```

```
tr_task.count_out=r_task.count_out+1;
else if(!tr_task.up_down)
tr_task.count_out=tr_task.count_out+1;
else if(!tr_task.up_down)
tr_task.count_out=tr_task.count_out-1;

end

tr_task.count_out=tr_task.count_out+1;
else if(!tr_task.up_down)
tr_task.count_out=tr_task.count_out-1;

tr_task.count_out=tr_task.count_out-1;

tr_task.count_out=tr_task.count_out-1;

tr_task.max_count = (tr_task.count_out == {WIDTH{1'b1}}} 1:0;

tr_task.zero = (tr_task.count_out == 0) 1:0;

endmodule
```

#### **Package**

```
parameter WIDTH=4;
class transaction;
rand bit rst_n,load_n,up_down,ce;
rand bit [WIDTH-1:0] data_load;
bit clk;
logic [WIDTH-1:0] count_out;
bit zero,max_count;
    rst_n dist {0:=5,1:=95};
    load_n dist {0:=70,1:=30};
ce dist {1:=70,0:=30};
covergroup covgup @(posedge clk);
    coverpoint data_load iff(!load_n);
    CO1:coverpoint count_out iff(rst_n && ce && up_down){
       bins all_values_up[]={[0:15]};
        bins trans_zero=(15=>0);
    CO2:coverpoint count_out iff(rst_n && ce && !up_down){
        bins all_values_down[]={[0:15]};
        bins trans_max=(0=>15);
function new();
   covgup=new();
```

```
function new();
covgup=new();
endfunction

function printing;

function printing;

function printing;

endfunction

function printing;

endfunction

endfunction

endfunction

endclass
endpackage
```

#### Do file

```
vlib work
vlog counter.v counter_tb.sv all_item.sv +cover -covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
coverage save counter_tb.ucdb -onexit
run -all
quit -sim
vcover report counter_tb.ucdb -details -all -output coverage_report.txt
```

# Verification plan

	^ *		_	V	-
1	Label	Description	Stimulus Generation	Functionality Check	functionality coverage
2	COUNTER_1	When the reset is asserted, the output counter value should be low then deassert reset	Directed at the start of the simulation then it randomized with cosntraint to be of high 95 % from time	A checker in the testbench to make sure the output is correct by test function	_
3	COUNTER_2	when load n is asserted to low -> the output count out should take same value of load data	Randomization with constrain that Load_r should be low(active) for 70% of time,we can check this on time 75 ns	A checker in the testbench to make sure the output is correct by test function	•
4	COUNTER_3	when load_n is asserted to low and load data is equal to 15 -> the output count out should take 15 and max count output should be 1	Randomization,we can check this on time 495 ns	A checker in the testbench to make sure the output is correct by test function	e cover all values of load data when load_n asserted
5	COUNTER_4	when load_n is asserted to low and load data is equal to 0 -> the output count out should take 0 and zero output should be 1	Randomization,we can check this on time 535 ns	A checker in the testbench to make sure the output is correct by test function	
6	COUNTER_5	we assert load_n to high and we assert enaple input to high and count up -> the output count _out shoult increase every clock cycle	Randomization we can check this in most of simulation	A checker in the testbench to make sure the output is correct by test function in entire simulation	
7	COUNTER_6	we assert load_n to high and we assert enaple input to high and count down-> the output count out shoult decrease every clock	constrain that ec should be	A checker in the testbench to make sure the output is correct by test function in entire simulation	we cover all values of count out in count up and transation from 15 to 0
7	COUNTER_6	assert enaple input to high and count down-> the output count _out shoult decrease every clock	constrain that ec should be	output is correct by test function in entire	we cover all values of count out in count up and transation from 15 to 0
8		we check on state when counter reach 15 through counting and check output max count if =1		A checker in the testbench to make sure the output is correct by test function in entire simulation	
9	COUNTER_8	reach 0 through counting and	can check this on		we cover all values of count out in count down and transation from 0 to 15
10	COUNTER_9	we check when reset is high and load_n is high and enaple is low the output shouldnt change and	through simmulation	A checker in the testbench to make sure the output is correct by test function in entire simulation	

# **Code Coverage report**

```
-----Branch Details-----
Branch Coverage for file counter.v --
-----IF Branch-----
                                  500 Count coming in to IF
                                        if (!rst_n)
else if (!load_n)
else if (ce)
  22
              1
                                   21
  24
                                  353
              1
                                   82
                                   44
                                       All False Count
Branch totals: 4 hits of 4 branches = 100.0%
-----IF Branch-----
                                   82 Count coming in to IF
43 if (up_down)
  27
  29
                                              else
Branch totals: 2 hits of 2 branches = 100.0%
                   433 Count coming in to IF
21 assign may count
-----IF Branch-----
  33
33 1
2
                                       assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                  412
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
                                  433 Count coming in to IF
                                        assign zero = (count_out == 0)? 1:0;
assign zero = (count_out == 0)? 1:0;
  34
              1
                                   45
              2
  34
                                  388
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
  Enabled Coverage
                        Active Covered
                                       Misses % Covered
                        0 0
                                       0 100.0
  FEC Condition Terms
Expression Coverage:
  Enabled Coverage
                        Active Covered Misses % Covered
Condition Coverage:
   Enabled Coverage
                         Active Covered
                                         Misses % Covered
                           0
                                    0
   FEC Condition Terms
                                            0 100.0
Expression Coverage:
   Enabled Coverage
                         Active Covered
                                         Misses % Covered
                                 ----
   -----
                         -----
                                          -----
   FEC Expression Terms
                          0
                                             0
FSM Coverage:
                                          Misses % Covered
  Enabled Coverage
                          Active
                                   Hits
   -----
                          -----
                                   ----
   FSMs
                                                  100.0
     States
Transitions
                                      0
                                                   100.0
Toggle Coverage:
   Enabled Coverage
                          Active Hits
                                          Misses % Covered
   -----
                          -----
                                   ----
                                          -----
                           30
   Toggle Bins
                                            0 100.0
                                   30
-----Toggle Details------
Toggle Coverage for File counter.v --
                                                      0L->1H "Coverage"
                                            1H->0L
     Line
                                    Node
                                     clk
                                                 1
                                                        1 100.00
       12
                                    rst_n
                                                 1
                                                           1
                                                                100.00
                                                              100.00
100.00
       13
                                   load n
                                                 1
                                                          1
                                  up_down
                                                 1
       14
                                                          1
       15
                                      ce
                                                 1
                                                                100.00
```

100.00

100.00

100.00

100.00

100.00

data\_load[3]

data\_load[2]

data\_load[1]

data load[0]

count out[3]

1

1

16

16

16


17


# **Function Coverage report**

COVERGROUP COVERAGE:					
overgroup	Metric	Goal	Stat	tus	-
TYPE /all_item/transaction/covgup	100.0%	100		 ered	-
covered/total bins:	50	50			
missing/total bins:	0	50			
% Hit:	100.0%	100			
Coverpoint covgup::data_load	100.0%	100	Cove	ered	
covered/total bins:	16	16			
missing/total bins:	0	16			
% Hit:	100.0%	100			
Coverpoint covgup::C01	100.0%	100	Cove	ered	
covered/total bins:	17	17			
missing/total bins:	0	17			
% Hit:	100.0%	100			
Coverpoint covgup::CO2	100.0%	100	Cove	ered	
covered/total bins:	17	17			
missing/total bins:	0	17			
% Hit:	100.0%	100			
CLASS transaction					
Covergroup instance \/all_item::transaction::covgup					
	100.0%	100	Cove	ered	
covered/total bins:	50	50			
missing/total bins:	9	50			
% Hit:	100.0%	100			
Coverpoint data_load	100.0%	100	Cove	ered	
covered/total bins:	16	16	2000		
missing/total bins:	0	16			
% Hit:	100.0%	100			
bin auto[0]	30	100	Cove	ered	
bin auto[0]	24	1		ered	
bin auto[i] bin auto[2]	24	1		ered ered	
bin auto[2] bin auto[3]	25	1		ered	
				Li Cu	
% HIT:	100.6		100		
Coverpoint data_load	100.6	∂%	100	Covered	
covered/total bins:	1	16	16		
missing/total bins:		0	16		
% Hit:	100.6	∂%	100		
bin auto[0]		30	1	Covered	
bin auto[0]	_	24	1	Covered	
		24	1	Covered	
bin auto[2]			_		
bin auto[3]		25	1	Covered	
bin auto[4]		23	1	Covered	
bin auto[5]	_	30	1	Covered	
bin auto[6]	2	29	1	Covered	
bin auto[7]	1	13	1	Covered	
bin auto[8]	2	22	1	Covered	
bin auto[9]	1	14	1	Covered	
bin auto[10]		27	1	Covered	
bin auto[10]	_	18	1	Covered	
		25	1	Covered	
bin auto[12]		23			
	_	3.0			
bin auto[13]		26	1	Covered	
bin auto[13] bin auto[14] bin auto[15]	2	26 21 18	1 1 1	Covered Covered	

```
Coverpoint CO1
                                                                 100.0%
                                                                                  100
                                                                                           Covered
        covered/total bins:
                                                                      17
                                                                                   17
        missing/total bins:
                                                                       0
                                                                                   17
                                                                 100.0%
                                                                                  100
        % Hit:
        bin all_values_up[0]
                                                                      23
                                                                                    1
                                                                                           Covered
        bin all_values_up[1]
                                                                                          Covered
                                                                       9
                                                                                    1
        bin all_values_up[2]
                                                                       7
                                                                                    1
                                                                                           Covered
        bin all_values_up[3]
bin all_values_up[4]
                                                                                           Covered
                                                                      11
                                                                                    1
                                                                      11
                                                                                    1
                                                                                          Covered
        bin all values up[5]
                                                                                          Covered
                                                                      15
                                                                                    1
                                                                                          Covered
                                                                      18
        bin all_values_up[6]
                                                                                    1
        bin all_values_up[7]
bin all_values_up[8]
                                                                       8
                                                                                    1
                                                                                          Covered
                                                                       5
                                                                                    1
                                                                                          Covered
        bin all_values_up[9]
                                                                                          Covered
        bin all_values_up[10]
                                                                       8
                                                                                           Covered
                                                                                    1
        bin all_values_up[11]
bin all_values_up[12]
                                                                       7
                                                                                    1
                                                                                           Covered
                                                                      10
                                                                                    1
                                                                                          Covered
        bin all_values_up[13]
                                                                      11
                                                                                           Covered
                                                                                           Covered
        bin all_values_up[14]
                                                                      10
                                                                                    1
                                                                       7
                                                                                           Covered
        bin all_values_up[15]
                                                                                    1
        bin trans_zero
                                                                       4
                                                                                           Covered
                                                                                    1
   Coverpoint CO2
                                                       100.0%
                                                                     100
                                                                            Covered
       covered/total bins:
                                                           17
                                                                      17
       missing/total bins:
                                                            0
                                                                      17
       % Hit:
                                                       100.0%
                                                                     100
       bin all_values_down[0]
                                                                            Covered
                                                           12
                                                                       1
       bin all_values_down[1]
bin all_values_down[2]
                                                                            Covered
                                                           16
                                                                            Covered
                                                           13
       bin all_values_down[3]
                                                                            Covered
                                                           10
       bin all_values_down[4]
                                                                            Covered
                                                            8
       bin all values down[5]
                                                                            Covered
                                                           11
       bin all_values_down[6]
                                                                            Covered
                                                           10
       bin all_values_down[7]
                                                                            Covered
       bin all_values_down[8]
                                                            8
                                                                            Covered
       bin all_values_down[9]
                                                                            Covered
       bin all_values_down[10]
                                                           12
                                                                            Covered
       bin all_values_down[11]
                                                           10
                                                                            Covered
       bin all_values_down[12]
                                                           10
                                                                            Covered
       bin all_values_down[13]
                                                           10
                                                                            Covered
       bin all_values_down[14]
                                                            9
                                                                       1
                                                                            Covered
       bin all_values_down[15]
                                                                            Covered
                                                            9
                                                                       1
       bin trans_max
                                                                            Covered
'OTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1
SSERTION RESULTS:
```

#### **Simulation**





#### **ALSU**

#### **Design**

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
     parameter INPUT_PRIORITY = "A";
     parameter FULL_ADDER = "ON";
     input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
     input [2:0] opcode;
input signed [2:0] A, B;
     output reg [15:0] leds;
output reg signed[5:0] out;
     reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
     reg signed [2:0] A_reg, B_reg; //change to signed
     reg signed [5:0] out_next;
     wire invalid_red_op, invalid_opcode, invalid;
     assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
     assign invalid = invalid_red_op | invalid_opcode;
     always @(posedge clk or posedge rst) begin
         cin_reg <= 0;
          red_op_B_reg <= 0;
          red_op_A_reg <= 0;
          bypass_B_reg <= 0;
          bypass_A_reg <= 0;
          direction_reg <= 0;
          serial_in_reg <= 0;</pre>
          opcode_reg <= 0;
          A_reg <= 0;
```

```
always @(posedge clk or posedge rst) begin
  out <= 0;
   if (bypass_A_reg && bypass_B_reg)
    out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
   else if (bypass_A_reg)
    out <= A_reg;
   else if (bypass_B_reg)
    out <= B_reg;
   else begin

| case (opcode_reg)
           if (red_op_A_reg && red_op_B_reg)
             out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg;</pre>
           else if (red_op_A_reg)
            out <= |A_reg;
           else if (red_op_B_reg)
             out <= |B_reg;
             out <= A_reg | B_reg;
```

```
3'h1: begin // change opcode to XOR not OR

if (red op A_reg && red_op_B_reg)

out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;

else if (red_op_A_reg)

out <= ^A_reg;

else if (red_op_B_reg)

out <= ^B_reg;

else if (red_op_B_reg)

out <= ^B_reg;

else

out <= A_reg ^B_reg;

else

out <= A_reg ^B_reg;

end

3'h2: begin //here we add condition to check full adder if ON or OFF

if(FULL_ADDER == "ON")

out <= A_reg + B_reg*cin_reg;

else if(FULL_ADDER == "OFF")

out <= A_reg + B_reg;

a'h4: begin

if (direction_reg)

out <= (out_next[4:0], serial_in_reg};

else

out <= (serial_in_reg, out_next[5:1]);

end

a'h5: begin
```

#### **Tb**

```
import pack_alsu::*;

module ALSU_tb ();

parameter INPUT_PRIORITY = "B";

parameter FULL_ADDER = "ON";

bit clk=0, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;

Opcode_e opcode;

bit signed [2:0] A, B;

bit [15:0] leds;

bit signed [5:0] out;

int error =0,correct=0;

bit invalid_t,x1,x2;

bit signed [5:0] last_out=0;

ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY),.FULL_ADDER(FULL_ADDER)) tb (.*);

always #10 clk=!clk;

transaction tr=new();
```

```
initial begin
                   tr.rst=1'b1;
                  init(tr);
                 check result(tr);
                  tr.constraint_mode(0);
                  tr.x.constraint_mode(1);
                  repeat(200) begin
                                     assert(tr.randomize());
                                     init(tr);
                                    check_result(tr);
                                     sampling(tr);
                  tr.constraint_mode(0);
                  tr.y.constraint_mode(1);
                  tr.rst=0;tr.bypass_A=0;tr.bypass_B=0;tr.red_op_A=0;tr.red_op_B=0;
                  tr.rst.rand\_mode(\theta); tr.bypass\_A.rand\_mode(\theta); tr.bypass\_B.rand\_mode(\theta); tr.red\_op\_A.rand\_mode(\theta); tr.bypass\_B.rand\_mode(\theta); tr.bypass\_B.rand\_mode
                  tr.red_op_B.rand_mode(0);
                  init(tr);
                   for(int i=0;i<100;i++)begin
                                     assert(tr.randomize());
                                     cin=tr.cin;direction=tr.direction;serial_in=tr.serial_in;A=tr.A;B=tr.B;
                                     if('{OR,XOR,ADD,MULT,SHIFT,ROTATE} ==tr.arr)$display("@%0t the wanted sequence is %p",$time,tr.arr);
                                     foreach(tr.arr[j])begin
```

```
task check_result(input transaction ch);

golden_model(ch);
repeat(2) @(negedge clk);

if[ch.out != out && ch.leds != leds]begin
| $display("@%t there is error out=%0b ,leds=%0b" ,$time ,tr.out,tr.leds);error++;
end
else
| correct++;

if(ch.opcode ==ROTATE || ch.opcode ==SHIFT)begin
golden_model(ch);
end

endtask
```

```
| Sask | golden_model(input transaction tr); | x1-tr.opcode==INVALID6 || tr.opcode == INVALID7; | x1-tr.opcode==INVALID6 || tr.opcode == INVALID7; | x2-(tr.red_op_A=-1'bl) && (tr.opcode!= OR && tr.opcode!=XOR); | invalid_t= x1 || x2; | if(invalid_t) | tr.leds= ~tr.leds; | if(tr.rst)begin //check on reset | tr.out=0; | tr.leds=0; | tr.out=0; | tr.out=0; | tr.out=0; | tr.out=tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | else if (INPUT_PRIORITY== "8") | tr.out = tr.A; | tr.out = tr.ou
```

```
case (tr.opcode)
    if(tr.red_op_A && tr.red_op_B && INPUT_PRIORITY== "A")
   else if(tr.red_op_A && tr.red_op_B&& INPUT_PRIORITY== "B")
   else if(tr.red_op_A)
       tr.out = (|tr.A);
   else if(tr.red_op_B)
       tr.out = (|tr.B);
       tr.out = (tr.A|tr.B);
   if(tr.red_op_A && tr.red_op_B && INPUT_PRIORITY== "A")
   else if(tr.red_op_A && tr.red_op_B&& INPUT_PRIORITY== "B")
   else if(tr.red_op_A)
   else if(tr.red_op_B)
       tr.out = (^tr.B);
       tr.out = (tr.A^tr.B);
ADD:begin
    if(FULL_ADDER == "ON")
```

```
else if(FULL_ADDER == "OFF")
                tr.out= tr.A+tr.B;
       MULT:begin
            tr.out= tr.A*tr.B;
        SHIFT:begin
            if(tr.direction)
                tr.out = {tr.out[4:0],tr.serial_in};
           else if(!tr.direction)
                tr.out = {tr.serial_in,tr.out[5:1]};
       ROTATE:begin
            if(tr.direction)
                tr.out = {tr.out[4:0],tr.out[5]};
           else if(!tr.direction)
                tr.out = {tr.out[0],tr.out[5:1]};
   end
last_out=tr.out;
endtask
```

#### **Package**

```
typedef enum { OR=0,XOR,ADD,MULT,SHIFT,ROTATE,INVALID6,INVALID7 } Opcode_e;
typedef enum {MAXPOS=3,MAXNEG=-4,ZERO=0}corner_state_e;
class transaction;
   rand bit clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
   rand Opcode_e opcode;
    rand bit signed [2:0] A, B;
   bit [2:0] ones_number={3'b001,3'b010,3'b100};
   rand bit [2:0] found, notfound;
   rand corner_state_e a_state;
    rand bit [2:0] rem_numbers;
   bit signed [5:0] out;
   bit [15:0] leds;
       rem_numbers!= MAXPOS||MAXNEG||ZERO;
        rst dist {1:=5 , 0:=95};
        found inside {ones_number};
        !(notfound inside {ones_number});
        if (opcode ==ADD || opcode== MULT){
           A dist {a_state:=80,rem_numbers:=20};
            B dist {a state:=80,rem numbers:=20};
```

```
if (opcode ==OR || opcode== XOR ){
    if(red_op_A){
        A dist {found:=80,notfound:=20};
        B==3'b000;
}

delse if (red_op_B){
        B dist {found:=20};
        A==3'b000;
}

opcode dist {[OR:ROTATE]:=80,[INVALID6:INVALID7]};

bypass_A dist {0:=90,1:=10};

bypass_B dist {0:=90,1:=10};

constraint y{
    unique{arr};
    foreach(arr[i])
    arr[i] inside {[OR:ROTATE];;
}

uinque{arr};
```

```
CB:coverpoint A{
bins A_data_max=(MAXPOS);
bins A_data_max=(MAXPOS);
bins A_data_min=(MAXPOS);
bins A_data_min=(MAXPOS);
bins A_data_min=(MAXPOS);
bins A_data_max=(MAXPOS);
bins B_data_max=(MAXPOS);
b
```

#### Do file

```
vlib work
vlog ALSU.v ALSU_tb.sv pack_alsu.sv +cover -covercells
vsim -voptargs=+acc work.ALSU_tb -cover
add wave *
coverage save ALSU_tb.ucdb -onexit
run -all
coverage exclude -src ALSU.v -line 120 -code b
coverage exclude -src ALSU.v -line 120 -code s
quit -sim
vcover report ALSU_tb.ucdb -details -all -output coverage_report.txt
```

## **Verification plan**

1	Label	Description	Stimulus Generation	Functionality Check	Functionalit check
2	ALSU_1	we assert reset on start so OUT should be low and led should be low	Directed at the start of the simulation then it randomized under cosntraint to be of high 95 % from time		
3	ALSU_2	when the byPass_A is asserted OUT take value or reg A igonre Opcode and byPass_B is asserted OUT take value or reg B if Both high so out take input with HIGH priority	Randomized in class under constraint that make bypassA and bypass B is Low 90 % of time	A checker in the testbench to make sure the output is functionally correct by test function	-
4	ALSU_3	when Opcode= 6 or 7 its invalid and if red_op1 or red_op2 is high and OPcode is not or ,xor so its invalid case then Output is low	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function	we cover this in coverage group in illegal bins
5	ALSU_4	when opcode =OR so output is = A when red_opA is high same output = B if this red_op_b high if both high so output check priority and if both low output =A B	Randomized in class under consraints that Opcode is valid most of simulation and also if OR operation so redA and RedB is high together most of simulation and also at least input if RedA is high only A should have at least 1 bit =1		we cover all Opcodes in from OR to ROTATE and put each one in Bin and and we cover transation from OR to ROTATE and we also we cover all corner casses of A ND B like MAXPOS and MAXNEG and ZERO and when RED_OP is high for values 12 4 and reamaining values
6	ALSU_5	when opcode =XOR so output is =^A when red_opA is high same output =^B if this red_op_b high if both high so output check priority and if both low output =A^B		A checker in the testbench to make sure the output is functionally correct by test function	
7	ALSU_6	when opcode =ADD and full adder on so output =A+B+cin if full adder off out=A+B		A checker in the testbench to make sure the output is functionally correct by test function	
8	ALSU_7	when opcode =mult so out=A*B		A checker in the testbench to make sure the output is functionally correct by test function	
9	ALSU_8	when opcode =SHIFT and depend on Direction output will be left or right and serial in		A checker in the testbench to make sure the output is functionally correct by test function	
10	ALSU_9	when opcode =ROTATE and depend on Direction output will be rotate left or right		A checker in the testbench to make sure the output is functionally correct by test function	

```
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
File in use by: Marwan Hostname: DESKTOP-QB08P56 ProcessID: 17284

# Attempting to use alternate WLF file "./wlft89vbwd".

# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
Using alternate file: ./wlft89vbwd

# ** Warning: (vsim-8474) pack_alsu.sv(60): A higher value '4' is found in bin 'A_data_walkingones' of Coverpoint 'CB1'. It is invalid and will be ignored.

# Time: 0 ns Iteration: 0 Instance: /ALSU_tb

# ** Warning: (vsim-8474) pack_alsu.sv(67): A higher value '4' is found in bin 'B_data_walkingones' of Coverpoint 'CB2'. It is invalid and will be ignored.

# Time: 0 ns Iteration: 0 Instance: /ALSU_tb

# 810200 the wanted sequence is '{OR, XOR, ADD, MULT, SHIFT, ROTATE}

# $018840 the wanted sequence is '{OR, XOR, ADD, MULT, SHIFT, ROTATE}

# number of correct =801 ,error=0

# ** Note: $stop : ALSU_tb.sv(62)

# Time: 32040 ns Iteration: 1 Instance: /ALSU_tb

# Break in Module ALSU_tb at ALSU_tb.sv line 62
```

#### **Code Coverage report**

```
Statement Coverage:
                                                   Active
                                                                      Hits Misses % Covered
     Enabled Coverage
                                                    49
                                                                    49
                                                                                      0 100.0
------Statement Details------
Statement Coverage for file ALSU.v --
                                                                                     module\ ALSU(A,\ B,\ cin,\ serial\_in,\ red\_op\_A,\ red\_op\_B,\ opcode,\ bypass\_A,\ bypass\_B,\ clk,\ rst,\ direction of the context of the con
                                                                                     parameter INPUT_PRIORITY = "A";
                                                                                      parameter FULL_ADDER = "ON";
                                                                                      input clk, rst, cin, red_op_B, bypass_A, bypass_B, direction, serial_in; input [2:0] opcode;
                                                                                      input signed [2:0] A, B;
                                                                                      output reg [15:0] leds;
                                                                                      output reg signed[5:0] out;
                                                                                      reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
                                                                                      reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg; //change to signed
reg signed [5:0] out_next;
     11
12
     14
15
                                                                                      wire invalid_red_op, invalid_opcode, invalid;
                                                                                      //Invalid handling
                                                                        484
                                                                                     assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]); assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
     17
     19
                                1
                                                                        114
                                                                                     assign invalid = invalid_red_op | invalid_opcode;
                                                                                      //Registering input signals
     22
                                                                       1002
                                                                                      always @(posedge clk or posedge rst) begin
Branch Coverage:
       Enabled Coverage
                                                                Active
                                                                                   Hits Misses % Covered
                                                                                        31
                                                                                                     0 100.0
-----Branch Details-----
Branch Coverage for file ALSU.v --
-----IF Branch-----
                                                                    1002 Count coming in to IF
       23
                                                                                         34
                                                                                                      if(rst) begin
end else begin
                                       1
                                   1
                                                                                        968
       35
Branch totals: 2 hits of 2 branches = 100.0%
 -----IF Branch------
                                                                                        1019 Count coming in to IF
51 if(rst) begin
968 end else begin
       52
       52
                                       1
                                   1
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch------
                                                                                         968
                                                                                                      Count coming in to IF
                                                                                                          if (invalid)
                                                                                          190
       55
                                       1
       57
                                     1
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
                                                                                         912 Count coming in to IF
                                                                                                        if(rst) begin
       65
                                     1
                                                                                          38
                                       1
                                                                                          874
                                                                                                          else begin
Branch totals: 2 hits of 2 branches = 100.0%
                                                                                          874 Count coming in to IF
```

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses 9	Covered
Toggle Bins	130	130	0	100.0

-----Toggle Details-----

Toggle Coverage for File ALSU.v --

"Coverage"	0L->1H	1H->0L	Node	Line
100.00	1	1	serial_in	4
100.00	1	1	rst	4
100.00	1	1	red_op_B	4
100.00	1	1	red_op_A	4
100.00	1	1	direction	4
100.00	1	1	clk	4
100.00	1	1	cin	4
100.00	1	1	bypass_B	4
100.00	1	1	bypass_A	4
100.00	1	1	opcode[2]	5
100.00	1	1	opcode[1]	5
100.00	1	1	opcode[0]	5
100.00	1	1	B[2]	6
100.00	1	1	B[1]	6
100.00	1	1	B[0]	6
100.00	1	1	A[2]	6
100.00	1	1	A[1]	6
100.00	1	1	A[0]	6
100.00	1	1	leds[9]	7
100.00	1	1	leds[8]	7
100.00	1	1	leds[7]	7
100.00	1	1	leds[6]	7
100.00	1	1	leds[5]	7

# **Function Coverage report**


COVERGROUP COVERAGE:


Covergroup	Metric	Goal	Status
TYPE /pack alsu/transaction/cvr gp	100.0%	100	Covered
covered/total bins:	17	17	
missing/total bins:	0	17	
% Hit:	100.0%	100	
Coverpoint cvr_gp::CB1	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
Coverpoint cvr gp::CB2	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
Coverpoint cvr_gp::CB3	100.0%	100	Covered
covered/total bins:	7	7	
missing/total bins:	0	7	
% Hit:	100.0%	100	
CLASS transaction			
Covergroup instance \/pack_alsu::transaction::cv	r_gp		
	100.0%	100	Covered
covered/total bins:	17	17	
missing/total bins:	0	17	
% Hit:	100.0%	100	
Coverpoint CB1	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
bin A_data_0	79	1	Covered
bin A_data_max	101	1	Covered
bin A data min	126	1	Covered


W 11251	200.00	200	
Coverpoint CB1	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
bin A_data_0	79	1	Covered
bin A_data_max	101	1	Covered
bin A_data_min	126	1	Covered
bin A_data_walkingones[1]	4	1	Covered
bin A_data_walkingones[2]	2	1	Covered
default bin A_data_default	290		Occurred
Coverpoint CB2	100.0%	100	Covered
covered/total bins:	5	5	
missing/total bins:	0	5	
% Hit:	100.0%	100	
bin B_data_0	132	1	Covered
bin B_data_max	117	1	Covered
bin B_data_min	90	1	Covered
<pre>bin B_data_walkingones[1]</pre>	4	1	Covered
bin B_data_walkingones[2]	6	1	Covered
default bin B_data_default	266		Occurred
Coverpoint CB3	100.0%	100	Covered
covered/total bins:	7	7	
missing/total bins:	0	7	
% Hit:	100.0%	100	
illegal_bin Bins_invalid	0		ZERO
bin Bins shift[SHIFT]	133	1	Covered
bin Bins shift[ROTATE]	129	1	Covered
bin Bins arith[ADD]	119	1	Covered
bin Bins arith[MULT]	128	1	Covered
bin Bins bitwise[OR]	127	1	Covered
bin Bins bitwise[XOR]	123	1	Covered
bin Bins trans	2	1	Covered
-	_		

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

## **Simulation**







#### **MEMORY**

# **Design**

```
module my_mem(
input clk,
input write,
input [7:0] data_in,
input [15:0] address,
output reg [8:0] data_out

);
// Declare a 9-bit associative array using the logic data type & the key of int datatype
logic [8:0]mem_array[int];

always @(posedge clk) begin
if (write)
mem_array[address] = {^data_in, data_in};

else if (read)
data_out = mem_array[address];
else
mem_array[address] = mem_array[address];
end
endmodule
```

#### **Tb**

```
import pack::*;

import pack::*;

bit clk=0;

logic write;

logic read;

logic [DATA_IN_BITS-1:0] data_in;

logic [ADDRESS_BITS-1:0] address;

logic [DATA_OUT_BITS-1:0] data_out;

int error=0,correct=0;

localparam No_of_inputs=100;

my_mem tb(.*);

always #5 clk=!clk;

transaction tr=new();

transaction tr=new();
```

```
initial begin
   tr.write=1;
   tr.read=0;
   write=tr.write;
   read=tr.read;
   stimulus_gen(tr,No_of_inputs);
   for(int i=0; i<No_of_inputs;i++)begin</pre>
      data_in=tr.data_to_write_array[i];
       address=tr.address_array[i];
       @(negedge clk);
   tr.write=0;
   tr.read=1;
   write=tr.write;
   read=tr.read;
   for(int i=No_of_inputs-1; i>=0;i--)begin
       address=tr.address_array[i];
       tr.data_out=data_out;
       self_check(tr);
       tr.data_read_queue.push_back(data_out);
   while(tr.data_read_queue.size())
       $display("data =%0d",tr.data_read_queue.pop_front);
```

```
tr.write=1:
    tr.read=0;
    write=tr.write;
    read=tr.read;
    stimulus_gen(tr,15);
    for(int i=0; i<15;i++)begin</pre>
       data_in=tr.data_to_write_array[i];
       address=tr.address_array[i];
       @(negedge clk);
    tr.write=0;
    tr.read=1;
    write=tr.write;
    read=tr.read;
       address=tr.address_array[i];
       tr.data_out=data_out;
       self_check(tr);
       tr.data_read_queue.push_back(data_out);
    tr.write=0;
    tr.read=0;
    read=tr.read;
    self_check(tr);
    $display("error=%0d,correct=%0d",error,correct);
$stop;
```

```
seli_check(tr);

% seli_check(tr);

% display("error-%0d,correct-%0d",error,correct);

% stop;

% stop;

% stop;

% vask stimulus_gen(transaction trans,input int no_of_inputs);

% vask stimulus_gen(trans.randomize());

trans.address_array[i]=trans.address;

trans.address_array[i]=trans.address;

trans.address_array[i]=trans.data_in;

end

golden_model(trans);

end

golden_model(transaction fill);

**vask golden_model(transaction fill);
```

#### **Package**

#### Do file

```
vlib work
vlog my_mem.sv my_mem_tb.sv pack.sv +cover -covercells
vsim -voptargs=+acc work.my_mem_tb -cover
add wave *
coverage save memory_tb.ucdb -onexit -du work.my_mem
run -all
quit -sim
vcover report memory_tb.ucdb -details -all -output coverage_report.txt
```

## **Verification plan**

1	Label	Description	Stimulus Generation	Functionality Check
2	my_mem_write	we write at first in 100 random location with 100 random data	write=1,read=0,and randomized data_in,address and save value in two dynamic array	
3	my_mem_read	we read from 100 random location that store in 2 dynamic arrays		we check functionality by co,pare valuee store in golden model in Associative array with data_out

# **Code Coverage report**

```
Statement Coverage:
   Enabled Coverage
                            Active
                                       Hits Misses % Covered
   Stmts
                                                0 100.0
-----Statement Details-----
Statement Coverage for file my_mem.sv --
   1
                                               module my_mem(
   2
                                               input clk,
   3
                                               input write,
   4
                                               input read,
                                               input [7:0] data_in,
   6
                                               input [15:0] address,
                                               output reg [8:0] data_out
   8
   9
                                                // Declare a 9-bit associative array using the logic data type & the key of int datatype
   10
                                               logic [8:0]mem_array[int];
   12
                                        231
                 1
                                               always @(posedge clk) begin
   13
                                                  if (write)
                                        115
                                                  mem_array[address] = {~^data_in, data_in};
   14
                 1
   15
   16
                                                  else if (read)
   17
                 1
                                        115
                                                  data_out = mem_array[address];
   18
                                                  else
   19
                 1
                                         1
                                                  mem_array[address]= mem_array[address];
   20
                                                  end
   21
                                               endmodule
   22
```

Branch Coverage:	A - 1 4	112.6-	W W G
Enabled Coverage			Misses % Covered
Branches	3	3	0 100.0
		Details====	
Branch Coverage for file	my_mem.sv		
	IF 6	Branch	
13		231	Count coming in to IF
13 1		115	if (write)
16 1		115	else if (read)
18 1		1	else
Branch totals: 3 hits of	3 branches = 10	00.0%	
6 1111 6			
Condition Coverage:	A - 4-7	C	W % C
Enabled Coverage	Active	covered	Misses % Covered
FEC Condition Terms	0	0	0 100.0

FEC Condition Terms	0	0	0	100.0
Expression Coverage:				
Enabled Coverage	Active	Covered	Misses %	Covered
FEC Expression Terms	0	0	0	100.0
FSM Coverage:				
Enabled Coverage	Active	Hits	Misses %	Covered
FSMs				100.0
States	0	0	0	100.0
Transitions	0	0	0	100.0

Toggle Coverage:


Enabled Coverage Active Hits Misses % Covered
----Toggle Bins 72 72 0 100.0


-----Toggle Details-----


Toggle Coverage for File my\_mem.sv --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	write	1	1	100.00
4	read	1	1	100.00
5	data_in[7]	1	1	100.00
5	data_in[6]	1	1	100.00
5	data_in[5]	1	1	100.00
5	data_in[4]	1	1	100.00
5	data_in[3]	1	1	100.00
5	data_in[2]	1	1	100.00
5	data_in[1]	1	1	100.00
5	data_in[0]	1	1	100.00
6	address[9]	1	1	100.00
6	address[8]	1	1	100.00
6	address[7]	1	1	100.00
6	address[6]	1	1	100.00
6	address[5]	1	1	100.00
6	address[4]	1	1	100.00
6	address[3]	1	1	100.00
6	address[2]	1	1	100.00
6	address[1]	1	1	100.00
6	address[15]	1	1	100.00
6	address[14]	1	1	100.00
6	address[13]	1	1	100.00
/				

#### **Simulation**







```
# data =94
 # data =213
 # data =179
 # data =422
 # data =339
 # data =62
 # data =361
 # data =70
 # data =412
 # data =55
 # data =227
 # data =316
 # data =171
 # data =49
 # data =481
 # data =128
 # data =19
 # data =388
 # data =307
 # data =62
 # data =128
 # data =38
 # data =42
 # data =379
 # data =247
 # data =143
 # data =100
 # data =174
 # data =87
# data =109
# data =494
# data =362
# data =494
# data =319
# data =358
# data =138
# data =466
# data =107
# data =346
# data =234
# data =152
# data =248
# data =465
# data =448
# data =327
# data =73
# data =302
# data =82
# data =186
# data =94
# data =292
# data =59
# data =88
# data =314
# error=0,correct=116
```