ASSIGMENT 2

Example1

'{9, 8, 4, 4, 3, 1} # '{8, 4, 9, 1, 3, 4}

```
module arrays ();
   1
       int dyn arr1[];
       int dyn_arr2[]='{9,1,8,3,4,4};
       initial begin
            dyn_arr1=new[6];
            foreach(dyn arr1[i])
                dyn arr1[i]=i;
            $display("%p %0d",dyn_arr1,dyn_arr1.size());
  11
            dyn arr1.delete();
  12
  13
            dyn_arr2.reverse();
            $display("%p",dyn_arr2);
  15
            dyn arr2.sort();
            $display("%p",dyn_arr2);
            dyn_arr2.rsort();
            $display("%p",dyn arr2);
            dyn_arr2.shuffle();
            $display("%p",dyn_arr2);
  21
        end
  22
        endmodule
  23
VSIM 3> run -all
# '{0, 1, 2, 3, 4, 5} 6
# '{4, 4, 3, 8, 1, 9}
# '{1, 3, 4, 4, 8, 9}
```

Counter

Design

```
module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
parameter WIDTH = 4;
input rst_n;
input load_n;
input up_down;
input [WIDTH-1:0] data_load;
output reg [WIDTH-1:0] count_out;
output max_count;
output zero;
always @(posedge clk) begin
        count_out <= 0;</pre>
    else if (!load_n)
        count_out <= data_load;</pre>
       if (up_down)
            count_out <= count_out + 1;</pre>
            count_out <= count_out - 1;</pre>
assign zero = (count_out == 0)? 1:0;
endmodule
```

testbench

```
module counter_tb();
     logic clk=1,rst_n,load_n,up_down,ce;
     logic [WIDTH-1:0] data_load;
     logic [WIDTH-1:0] count_out;
     logic max_count,zero;
     bit[3:0] last_value=0;
     counter co(.*);
     always #5 clk=!clk;
     transaction tr=new();
37 ∨ initial begin
         rst n=0;
         test();
         repeat(100)begin
             assert (tr.randomize());
             rst n=tr.rst n;
             load n=tr.load n;
             up down=tr.up down;
             ce=tr.ce;
             data_load=tr.data_load ;
             test();
         $display("number of correct =%0d ,error=%0d",correct,error);
     $finish;
       if (rst_n==0) begin
          if(count_out!=0 || zero!=1 || max_count!=0)begin
```

```
$display("@%0t there is problem in reset",$time);error++;
if (load_n==0)begin //check on load case
    if(data_load==0 && (count_out!=0 || max_count!=0 || zero!=1))begin
       $display("@%0t there is problem in zero case ",$time); error++;
    else if (data_load==15 && (count_out!=15 || max_count!=1 || zero!=0) )begin
            $display("@%0t there is problem in max case ",$time);error++;
    else if (count_out!=data_load )begin
            $display("@%0t there is problem in loading ",$time);error++;
    end
    else correct++;
end
else begin
        if ((up_down==1 && count_out!=last_value+4'b0001) ||
            (up down==1 && last value==14 && max_count!=1) || (up down==1 && last value==15 && zero!=1) )begin
                $display("@%0t there is problem in count up ",$time);error++;
        else if ((up_down==0 && count_out!=last_value-4'b0001) ||
                 (up_down==0 && last_value==0 && max_count!=1) || (up_down==0 && last_value==1 && zero!=1) )begin
                $display("@%0t there is problem in count down and value =%0d",$time,(last_value-4'b0001));error++;
        else correct++;
```

1	Label	Description	Stimulus Generation	Functionality Check
2	COUNTER_1	When the reset is asserted, the output counter value should be low then deassert reset	Directed at the start of the simulation then it randomized with cosntraint to be of high 95 % from time	A checker in the testbench to make sure the output is correct by test function
3	COUNTER_2	when load_n is asserted to low -> the output count out should take same value of load data	Randomization with constrain that Load_n should be low(active) for 70% of time,we can check this on time 75 ns	A checker in the testbench to make sure the output is correct by test function
4	COUNTER_3	when load_n is asserted to low and load data is equal to 15 -> the output count out should take 15 and max count output should be 1	Randomization,we can check this on time 495 ns	A checker in the testbench to make sure the output is correct by test function
5	COUNTER_4	when load_n is asserted to low and load data is equal to 0 -> the output count out should take 0 and zero output should be 1	Randomization,we can check this on time 535 ns	A checker in the testbench to make sure the output is correct by test function
6	COUNTER_5	we assert load_n to high and we assert enaple input to high and count up -> the output count _out shoult increase every clock cycle	Randomization we can check this in most of simulation	A checker in the testbench to make sure the output is correct by test function in entire simulation
7	COUNTER_6	we assert load_n to high and we assert enaple input to high and count down-> the output count _out shoult decrease every clock cycle	Randomization under constrain that ec should be Hlgh(active) for 70% of time,	A checker in the testbench to make sure the output is correct by test function in entire simulation
8	COUNTER_7	we check on state when counter reach 15 through counting and check output max count if =1	Randomization	A checker in the testbench to make sure the output is correct by test function in entire simulation
9	COUNTER_8	we check on state when counter reach 0 through counting and check output Zero count if =1	Randomization,we can check this on time 790 ns	A checker in the testbench to make sure the output is correct by test function in entire simulation
10	COUNTER_9	we check when reset is high and load_n is high and enaple is low the output shouldnt change and keep previous value	Randomization through simmulation	A checker in the testbench to make sure the output is correct by test function in entire simulation

```
vlib work
vlog counter.v counter_tb.sv +cover -covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
coverage save counter_tb.ucdb -onexit -du work.counter
run -all
quit -sim

vcover report counter_tb.ucdb -details -all -output coverage_report.txt
```

```
# number of correct =101 ,error=0
# ** Note: $finish : E:/study/kareem wassem/ASSIGMENTS/2/counter/counter_tb.sv(51)
# Time: 1006 ns Iteration: 0 Instance: /counter_tb
# 1
```

Coverage report

```
=== File: counter.v
Statement Coverage:
  Enabled Coverage
                    Active Hits Misses % Covered
  Stmts
                                      0 100.0
-----Statement Details-----
Statement Coverage for file counter.v --
  1
                                      2
                                      // Author: Kareem Waseem
                                      // Course: Digital Verification using SV & UVM
  3
                                      //
                                      // Description: Counter Design
                                      module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                      parameter WIDTH = 4;
  10
  11
                                      input clk;
                                      input rst_n;
  13
                                     input load_n;
  14
                                      input up_down;
                                     input ce;
  15
                                      input [WIDTH-1:0] data_load;
  16
  17
                                      output reg [WIDTH-1:0] count_out;
                                     output max_count;
  18
  19
                                      output zero;
  20
  21
              1
                                100
                                    always @(posedge clk) begin
  22
                                        if (Inst n)
```

```
count_out <= 0;
   23
                1
                                        5
   24
                                                 else if (!load_n)
   25
                                                  count out <= data load;
                                                else if (ce)
   26
   27
                                                   if (up_down)
   28
                                        7
                                                     count_out <= count_out + 1;</pre>
   29
   30
                                                      count_out <= count_out - 1;</pre>
   31
                                             end
   32
   33
                                             assign max count = (count out == {WIDTH{1'b1}})? 1:0;
   34
                                       89
                                             assign zero = (count_out == 0)? 1:0;
   35
   36
                                             endmodule
Branch Coverage:
  Enabled Coverage
                         Active Hits Misses % Covered
                                   10
                           10
-----Branch Details-----
Branch Coverage for file counter.v --
       -----IF Branch-----
                                    100 Count coming in to IF
                                        if (!rst_n)
else if (!load_n)
else if (ce)
   22
               1
                                     5
   24
               1
                                     74
                                    13 else if (ce)
8 All False Count
Branch totals: 4 hits of 4 branches = 100.0%
-----IF Branch-----
                               13 Count coming in to IF
                                         if (up_down)
else
  27
               1
                                     7
           1
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch------
                            88 Count coming in to IF
2 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
86 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
  33
               2
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch------
                                   88 Count coming in to IF
  34
34
                                    11 assign zero = (count_out == 0)? 1:0;
77 assign zero = (count_out == 0)? 1:0;
               1
               2
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
   Enabled Coverage
                          Active Covered Misses % Covered
   FEC Condition Terms
                                             0 100.0
Expression Coverage:
   Enabled Coverage
                          Active Covered
                                            Misses % Covered
   -----
                           -----
   FEC Expression Terms
                            0
                                     0
                                             0 100.0
FSM Coverage:
   Enabled Coverage
                          Active
                                    Hits
                                            Misses % Covered
                           -----
                                                     100.0
                             0
                                     0
                                                0
      States
                                                     100.0
                               0 0
                                                     100.0
      Transitions
```


if (!rst_n)

22

```
Toggle Coverage:
   gle Coverage:
Enabled Coverage Active Hits Misses % Covered
------
Toggle Bins 30 30 0 100.0
-----Toggle Details-----
Toggle Coverage for File counter.v --
                                          Node 1H->0L 0L->1H "Coverage"
        11
                                                                          100.00
        12
                                         rst_n
                                                                          100.00
                                                                         100.00
                                                      1
1
1
1
1
1
        14
                                       up_down
                                                                         100.00
                                           ce
                                                                        100.00
                                  data_load[3]
                                                                         100.00
                                  data_load[2]
        16
                                  data_load[1]
                                                                         100.00
        16
                                  data_load[0]
        16
        17
                                  count_out[3]
                                                        1
                                                        1
        17
                                  count_out[2]
                                                                         100.00
                                                                          100.00
        17
                                  count_out[1]
        17
                                  count_out[0]
                                                                         100.00
        18
                                     max_count
                                                                          100.00
        19
                                          zero
                                                                          100.00
Total Node Count
Total Node Count = Toggled Node Count =
Untoggled Node Count =
Toggle Coverage =
                        100.0% (30 of 30 bins)
Total Coverage By File (code coverage only, filtered view): 100.0%
```

Simulation


1-check on reset




2-check on load with 0 and max count




3-check on load with 15 and zero output



4-count up and down







ALSU

<u>Design</u>

Changes are made as comments on code

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
     parameter INPUT_PRIORITY = "A";
    parameter FULL ADDER = "ON";
   input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5 input [2:0] opcode;
6 input signed [2:0] A, B;
7 output reg signed[15:0] leds;
8 output reg signed[5:0] out;
reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg; //change to signed
    reg signed[5:0] out_next;
14 wire invalid_red_op, invalid_opcode, invalid;
     assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
     assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
     assign invalid = invalid_red_op | invalid_opcode;
```

```
always @(posedge clk or posedge rst) begin
 if(rst) begin
    cin_reg <= 0;
     red_op_B_reg <= 0;</pre>
    red_op_A_reg <= 0;
     bypass_B_reg <= 0;</pre>
    bypass_A_reg <= 0;</pre>
    direction_reg <= 0;</pre>
    serial_in_reg <= 0;</pre>
    opcode_reg <= 0;
    A_reg <= 0;
    B_reg <= 0;
   out_next<=0; // we need a ff to keep value of output to be Zero
    cin_reg <= cin;</pre>
    red_op_B_reg <= red_op_B;
    red_op_A_reg <= red_op_A;</pre>
    bypass_B_reg <= bypass_B;
    bypass_A_reg <= bypass_A;</pre>
    direction_reg <= direction;</pre>
     serial_in_reg <= serial_in;</pre>
    opcode_reg <= opcode;
    A_reg <= A;
    B_reg <= B;
    out next<=out; // we need a ff to keep value of output until serial in reg get its new value
```

```
//leds output blinking
always @(posedge clk or posedge rst) begin
if(rst) begin
| leds <= 0;
end else begin
| if (invalid)
| leds <= ~leds;
else
| leds <= 0;
end
end
end
```

```
always @(posedge clk or posedge rst) begin
 if(rst) begin
 out <= 0;
 else begin
  if (bypass_A_reg && bypass_B_reg)
     out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
  else if (bypass_A_reg)
     out <= A reg;
   else if (bypass_B_reg)
     out <= B_reg;
   else if (invalid) // cahnge the priority of invalid bits after bypass_reg
       out <= 0;
   else begin
       case (opcode)
         3'h0: begin //change Opcode to OR not AND
           if (red_op_A_reg && red_op_B_reg)
            out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
           else if (red_op_A_reg)
             out <= |A_reg;
           else if (red_op_B_reg)
             out <= |B_reg;
             out <= A_reg | B_reg;
```

```
else begin
    case (opcode)
       if (red_op_A_reg && red_op_B_reg)
        out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
       else if (red_op_A_reg)
        out <= |A_reg;
       else if (red_op_B_reg)
        out <= |B_reg;
        out <= A_reg | B_reg;
     3'h1: begin // change opcode to XOR not OR
       if (red_op_A_reg && red_op_B_reg)
        out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
       else if (red_op_A_reg)
        out <= ^A_reg;
       else if (red_op_B_reg)
        out <= ^B_reg;
         out <= A_reg ^ B_reg;
       if(FULL_ADDER == "ON")
        out <= A_reg + B_reg+cin_reg;
       else if(FULL_ADDER == "OFF")
       out <= A_reg + B_reg;
      3'h3: out <= A_reg * B_reg;
      3'h4: begin
       if (direction_reg)
        out <= {out_next[4:0], serial_in_reg};</pre>
         out <= {serial_in_reg, out_next[5:1]};</pre>
           3'h5: begin
              if (direction_reg)
                out <= {out_next[4:0], out_next[5]};</pre>
                 out <= {out_next[0], out_next[5:1]};</pre>
            end
          endcase
    end
end
```

endmodule

Testbench

```
package pack_alsu;
     typedef enum { OR=0,XOR,ADD,MULT,SHIFT,ROTATE,INVALID6,INVALID7 } Opcode_e;
     parameter MAXPOS=7,MAXNEG=-8,ZERO=0;
     class transaction;
         rand bit clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
         rand bit [2:0] opcode;
         rand bit signed [2:0] A, B;
         constraint trans {
             rst dist {1:=5 , 0:=95};
             if (opcode ==ADD || opcode== MULT){
                 A dist {MAXPOS :=30 ,MAXNEG:=30,ZERO:=20,[MAXNEG+1:-1]:=5,[1:MAXPOS-1]:=5};
             if ((opcode ==OR || opcode== XOR ) && red op A==1'b1){
                 A dist {1:=20,2:=20,4:=20,3:=10,5:=10,6:=10,7:=10,0:=5};
                 B==3'b000;
             if ((opcode ==OR || opcode== XOR ) && red op B==1'b1){
                 B dist {1:=20,2:=20,4:=20,3:=10,5:=10,6:=10,7:=10,0:=5};
                 A==3'b000;
             opcode dist {[0:5]:=30,6:=5,7:=5};
             bypass_A dist {0:=90,1:=10};
             bypass_B dist {0:=90,1:=10};
             if(opcode ==3'b000 ||opcode ==3'b001 ){
             red_op_A && red_op_B dist {1:=70,0:=30};
27
     endclass
     endpackage
```

```
import pack_alsu::*;

module ALSU_tb ();

parameter INPUT_PRIORITY = "8";

parameter FULL_ADDER = "ON";

bit clx=0, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;

bit (2:0) opcode;

bit signed (2:0) A, B;

bit [5:0] leds;

bit signed [5:0] out;

40

Opcode_e kind;

int errors =0,correct=0;

bit invalid;

bit invalid;

bit signed [5:0] last_out=0;

41

ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY),.FULL_ADDER(FULL_ADDER)) tb (.*);

43

always #10 clk=!clk;

transaction tr=new();

52
```

```
always #10 clk=!clk;
51 transaction tr=new();
54 v initial begin
        rst=1'b1;
         test();
        repeat(10000) begin
            assert(tr.randomize());
           opcode=tr.opcode;A=tr.A;B=tr.B;
            rst=tr.rst;cin=tr.cin; red_op_A=tr.red_op_A; red_op_B=tr.red_op_B; bypass_A=tr.bypass_A;
            bypass_B=tr.bypass_B; direction=tr.direction; serial_in=tr.serial_in;
            test();
          {rst,red_op_A, red_op_B, bypass_A, bypass_B}=5'b00000;
            opcode=3'h2;
            cin=1;
            A=3'b001;B=3'b001;
         $display("number of correct =%0d ,error=%0d",correct,errors);
     $finish;
```

```
if(bypass_A && bypass_B)begin
    if (bypass_A ==1 && bypass_B ==1 && out != A && INPUT_PRIORITY== "A") begin
       $display("@%0t you have problem priority A",$time); errors++;
    else if (bypass_A ==1 && bypass_B ==1 && out != B && INPUT_PRIORITY== "B") begin
     $display("@%0t you have problem priority B",$time); errors++;
    else correct++;
end
else if(bypass_A | bypass_B)begin //check on bypass
    if(bypass_A ==1 && out != A)begin
       $display("@%0t you have problem bypass A",$time); errors++;
    else if(bypass_B ==1 && out != B)begin
     $display("@%0t you have problem bypass B",$time); errors++;
    else correct++:
end
else if(invalid) begin
    if (invalid ==1 && out!= 0 && leds!= leds)begin
       $display("@%0t you have problem in invalid ",$time); errors++;
    else correct++;
end
else begin
```

```
else begin
   //here we check on OP code
   case (opcode)
   OR:begin// check on priority first
       if(red_op_A==1 && red_op_B==1 && out != A && INPUT_PRIORITY== "A")begin
          $display("@%0t you have problem priority A",$time); errors++;
       else if(red_op_A==1 && red_op_B==1 && out != B && INPUT_PRIORITY== "B")begin
           $display("@%0t you have problem priority B",$time); errors++;
       else if(red_op_A==1 && out != (|A))begin
          $display("@%0t you have problem in OR _red_A ",$time); errors++;
       else if(red_op_B==1 && out != (|B))begin
          $display("@%0t you have problem in OR _red_B ",$time); errors++;
       else if(red_op_A==0 && red_op_B==0 && out != (A|B))begin
          $display("@%0t you have problem in OR A|B ",$time); errors++;
       else correct++:
   XOR:begin
       if(red_op_A==1 && red_op_B==1 && out != A && INPUT_PRIORITY== "A")begin
           $display("@%0t you have problem priority A",$time); errors++;
       else if(red_op_A==1 && red_op_B==1 && out != B && INPUT_PRIORITY== "B")begin
           $display("@%0t you have problem priority B",$time); errors++;
       else if(red_op_A==1 && out != (^A))begin
           $display("@%0t you have problem in XOR _red_A ",$time); errors++;
       else if(red_op_B==1 && out != (^B))begin
           $display("@%0t you have problem in XOR _red_B ",$time); errors++;
        else if(red_op_A==0 && red_op_B==0 && out != (A^B))begin
           $display("@%0t you have problem in XOR A^B ",$time); errors++;
```

```
| A00:begin | ir(FULL_ADDER == "ON" && out!= A+8+cin)begin | fir(FULL_ADDER == "ON" && out!= A+8)begin | Sdisplay("@W0t you have problem in ADDER with full adder ",$time); errors++; end | else correct++; end | else correct++; end | else correct++; end | MULT:begin | fi(out!= A+8)begin | Sdisplay("@W0t you have problem ADDER with full adder ",$time); errors++; end | else correct++; end | else if(direction==1 && out!= {last_out[4:0],serial_in})begin | fi(direction=0 && out!= {serial_in,last_out[5:1]})begin | fi(direction=0 && out!= {serial_in,last_out[5:1]})begin | fi(direction=0 && out!= {last_out[4:0],last_out[5:1]})begin | fi(direction=0 && out!= {last_out[0],last_out[5:1]})begin | fi(direction=0 && out!= {last_ou
```

Do file

```
vlib work
vlog ALSU.v ALSU_tb.sv +cover -covercells
vsim -voptargs=+acc work.ALSU_tb -cover
add wave *
coverage save ALSU_tb.ucdb -onexit -du work.ALSU
run -all
quit -sim

vcover report ALSU_tb.ucdb -details -all -output coverage_report.txt
```

Count

```
# number of correct =10002 ,error=0
# ** Note: $finish : E:/study/kareem wassem/ASSIGMENTS/2/ALSU/ALSU_tb.sv(71)
# Time: 400080 ns Iteration: 1 Instance: /ALSU_tb
```

Coverage report

```
Statement Coverage:
     Enabled Coverage
                                                Active
                                                                  Hits
                                                                              Misses % Covered
-----Statement Details-----
Statement Coverage for file ALSU.v --
                                                                                module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
                                                                                 input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
                                                                                input [2:0] opcode;
input signed [2:0] A, B;
output reg signed[15:0] leds;
                                                                                 output reg signed[5:0] out;
                                                                                reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg; //change to signed
reg signed[5:0] out_next; //change to signed
wire invalid_red_op, invalid_opcode, invalid;
     12
13
14
15
16
17
18
19
                                                                                assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]); assign invalid_opcode = opcode_reg[1] & opcode_reg[2]; assign invalid = invalid_red_op | invalid_opcode;
                                                                    959
                                                                    861
542
     20
21
                                                                                 //Registering input signals
                                                                                always @(posedge clk or posedge rst) begin if(rst) begin
     22
                             1
                                                                  2001
     24
                                                                    115
                                                                                        cin_reg <= 0;</pre>
                                                                                               red_op_B_reg <= 0;
      26
                                1
                                                                          115
                                                                                               red_op_A_reg <= 0;
bypass_B_reg <= 0;</pre>
      27
28
                                                                                               bypass_A_reg <= 0;
direction_reg <= 0;
serial_in_reg <= 0;
                                                                          115
      29
30
                                                                          115
                                                                          115
                                                                                         serial_in_reg <= 0;
opcode_reg <= 0;
A_reg <= 0;
B_reg <= 0;
out_next<=0; // we need a ff to keep value of output to be Zero
end else begin
                                                                          115
115
      31
32
33
34
35
                                                                          115
                                                                                              d else begin
cin_reg <= cin;
red_op_B_reg <= red_op_B;
red_op_A_reg <= red_op_A;
bypass_B_reg <= bypass_B;
bypass_A_reg <= bypass_A;
direction_reg <= direction;</pre>
      36
37
                                                                        1886
                                                                        1886
                                                                        1886
      38
39
40
41
42
43
44
45
46
47
48
49
50
51
                                                                        1886
                                                                        1886
                                                                        1886
                                                                                               serial_in_reg <= serial_in;
opcode_reg <= opcode;</pre>
                                                                        1886
                                                                        1886
                                                                                               A_reg <= A;
                                                                        1886
                                                                                              out_next<=out; // we need a ff to keep value of output until serial in reg get its new value
                                                                        1886
                                                                                          end
                                                                                      //leds output blinking always @(posedge clk or posedge rst) begin
                                1
                                                                       2061
                                                                                         if(rst) begin
leds <= 0;
      52
53
                                                                                          end else begin
      54
55
56
57
58
                                                                                               if (invalid)
                                1
                                                                        1073
                                                                                                   leds <= ~leds:
                                                                                                else
                                                                         815
                                                                                                   leds <= 0:
                                1
      59
60
                                                                                          end
      61
63
64
65
66
67
                                                                                       //ALSU output processing
                                1
                                                                        1946
                                                                                       always @(posedge clk or posedge rst) begin
                                                                                          if(rst) begin
                                                                                          out <= 0;
end
                                                                          115
                                                                                          else begin
      68
69
                                                                                            if (bypass_A_reg && bypass_B_reg)
  out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
      70
                                1
                                                                           18
                                                                                              else if (bypass_A_reg)
```

```
out <= A_reg;
    72
                      1
                                                    151
                                                                   else if (bypass_B_reg)
    73
74
75
76
77
78
79
                      1
                                                    160
                                                                     out <= B reg:
                                                                   else if (invalid) // cahnge the priority of invalid bits after bypass_reg
                      1
                                                    846
                                                                       out <= 0;
                                                                   else begin
                                                                       case (opcode)
                                                                         3'h0: begin //change Opcode to OR not AND
                                                                           ine: uegin //cnange opcode to OR not AND
if (red_op_A_reg && red_op_B_reg)
  out = (IMPUT_PRIORITY == "A")? |A_reg: |B_reg;
else if (red_op_A_reg)
  out <= |A_reg;
else if (red_op_B_reg)
  out <= |B_reg;
else</pre>
    80
    81
                      1
                                                     16
    82
    83
    84
    85
                      1
                                                                            else
    86
    87
                                                      80
                                                                              out <= A_reg | B_reg;
    88
                                                                          end
    89
                                                                          3'h1: begin // change opcode to XOR not OR
                                                                            if (red_op_A_reg && red_op_B_reg)
out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;</pre>
    90
91
                      1
                                                      14
                                                                            else if (red_op_A_reg)
out <= ^A_reg;
else if (red_op_B_reg)
out <= ^B_reg;
    92
    93
                      1
                                                      21
    94
95
                      1
                                                      10
    96
97
                                                                            else
                                                                              out <= A_reg ^ B_reg;
                                                      85
                      1
                                                                          end
    98
99
                                                                          and shall begin //here we add condition to check full adder if ON or OFF
if(FULL_ADDER == "ON")
out <= A_reg + B_reg+cin_reg;</pre>
    100
                      1
                                                    115
    101
                                                                             else if(FULL_ADDER == "OFF")
    103
                                                                              out <= A_reg + B_reg;
    105
                                                                          end
    106
                                                     104
                                                                          3'h3: out <= A_reg * B_reg;
    107
                                                                          3'h4: begin
                                                                            if (direction_reg)
  out <= {out_next[4:0], serial_in_reg};</pre>
    109
    110
                                                      40
                                                                          out <= {serial_in_reg, out_next[5:1]};
end</pre>
    111
                                                      52
    113
                                                                          3'h5: begin
                                                                            if (direction_reg)
    115
                                                                               out <= {out_next[4:0], out_next[5]};
    116
                      1
                                                      30
    117
                                                                            else
    118
                                                                              out <= {out_next[0], out_next[5:1]};</pre>
                                                                          end
    119
Branch Coverage:
Enabled Coverage
                                           Hits Misses % Covered
                               32
                                         32
                                                  0 100.0
    Branches
Branch Coverage for file ALSU.v --
-----IF Branch-----
                                                 Count coming in to IF
if(rst) begin
end else begin
23 2002
23 1 113
35 1 188
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
       1 1
                                                   Count coming in to IF
                                          2061
    52
                                            173
                                                     if(rst) begin
end else begin
                                           1888
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
                                           1888
1073
815
                                                 Count coming in to IF if (invalid) else
```

Count coming in to IF

if (bypass_A_reg && bypass_B_reg)
else if (bypass_A_reg)
else if (bypass_B_reg)
else if (bypass_B_reg)
else if (invalid) // cahnge the priority of invalid bits after bypass_reg
else begin

Count coming in to CASE
3'h0: begin //change Opcode to OR not AND
3'h1: begin // change opcode to XOR not OR
3'h2: begin //here we add condition to check full adder if ON or OFF
3'h3: out <= A_reg * B_reg;
3'h4: begin
3'h5: begin

Count coming in to IF

if(rst) begin

else begin

------CASE Branch-----

Branch totals: 2 hits of 2 branches = 100.0%

Branch totals: 5 hits of 5 branches = 100.0%

```
Branch totals: 7 hits of 7 branches = 100.0%
-----IF Branch------
                                    Count coming in to IF
                                 127
   80
                                      if (red_op_A_reg && red_op_B_reg)
else if (red_op_A_reg)
else if (red_op_B_reg)
else if (red_op_B_reg)
   80
   82
                                  23
   86
                                 80
Branch totals: 4 hits of 4 branches = 100.0%
   -----IF Branch-
                                90
   90
   92
Branch totals: 4 hits of 4 branches = 100.0%
-----TF Branch-----
 109
109 1
                                 92 Count coming in to IF
                                      if (direction_reg)
else
                                  40
Branch totals: 2 hits of 2 branches = 100.0%
-----IF Branch-----
  115
115 1
                                      Count coming in to IF
                                       if (direction_reg)
                                  30
                                  40
                                               else
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
                      Active Covered Misses % Covered ----- 6 6 0 100.0
  Enabled Coverage
   FEC Condition Terms
-----Condition Details-----
Condition Coverage for file ALSU.v --
 -----Focused Condition View-----
Line 69 Item 1 (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.0%
```

Input Term Covered Reason for no coverage Hint

bypass_A_reg Y bypass_B_reg

Ro	ws:	Hits	FEC Target	Non-masking condition(s)
Row	1:		bypass_A_reg_0	-
Row	2:	1	bypass_A_reg_1	bypass_B_reg
Row	3:	1	bypass_B_reg_0	bypass_A_reg
Row	4:	1	bypass_B_reg_1	bypass_A_reg

Input Term Covered Reason for no coverage Hint -----red_op_A_reg Y red_op_B_reg

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1: Row 2: Row 3: Row 4:	1 1	red_op_A_reg_0 red_op_A_reg_1 red_op_B_reg_0 red_op_B_reg_1	red_op_B_reg red_op_A_reg red_op_A_reg

-----Focused Condition View-----Line 90 Item 1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.0%

Input Term Covered Reason for no coverage Hint
red_op_A_reg Y
red_op_B_reg Y

Toggle Coverage for File ALSU.v --


Line	Node	1H->0L	0L->1H	"Coverage"
4	serial_in	1	1	100.00
4	rst	1	1	100.00
4	red_op_B	1	1	100.00
4	red_op_A	1	1	100.00
4	direction	1	1	100.00
4	clk	1	1	100.00
4	cin	1	1	100.00
4	bypass_B	1	1	100.00
4	bypass_A	1	1	100.00
5	opcode[2]	1	1	100.00
5	opcode[1]	1	1	100.00
5	opcode[0]	1	1	100.00
6	B[2]	1	1	100.00
6	B[1]	1	1	100.00
6	B[0]	1	1	100.00
6	A[2]	1	1	100.00
6	A[1]	1	1	100.00
6	A[0]	1	1	100.00
7	leds[9]	1	1	100.00
7	leds[8]	1	1	100.00
7	leds[7]	1	1	100.00
7	leds[6]	1	1	100.00
7	leds[5]	1	1	100.00
7	leds[4]	1	1	100.00
7	leds[3]	1	1	100.00
7	leds[2]	1	1	100.00
7	leds[1]	1	1	100.00
7	leds[15]	1	1	100.00
7	leds[14]	1	1	100.00
7	leds[13]	1	1	100.00
7	leds[12]	1	1	100.00
7	leds[11]	1	1	100.00
7	leds[10]	1	1	100.00
7	leds[0]	1	1	100.00
8	out[5]	1	1	100.00
8	out[4]	1	1	100.00
8	out[3]	1	1	100.00
2	nu+[2]	1	1	100 00

Verification plan

1	Label	Description	Stimulus Generation	Functionality Check
2	ALSU_1	we assert reset on start so OUT should be low and led should be low	Directed at the start of the simulation then it randomized under cosntraint to be of high 95 % from time	A checker in the testbench to make sure the output is correct by test function
3	ALSU_2	when the byPass_A is asserted OUT take value or reg A igonre Opcode and byPass_B is asserted OUT take value or reg B if Both high so out take input with HIGH priority	Randomized in class under constraint that make bypassA and bypass B is Low 90 % of time	A checker in the testbench to make sure the output is functionally correct by test function
4	ALSU_3	when Opcode= 6 or 7 its invalid and if red_op1 or red_op2 is high and OPcode is not or ,xor so its invalid case then Output is low	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function
5	ALSU_4	when opcode =OR so output is = A when red_opA is high same output = B if this red_op_b high if both high so output check priority and if both low output =A B	Randomized in class under consraints that Opcode is valid most of simulation and also if OR operation so redA and RedB is high together most of simulation and also at least input if RedA is high only A should have at least 1 bit = 1	A checker in the testbench to make sure the output is functionally correct by test function

6	ALSU_5	when opcode =XOR so output is =^A when red_opA is high same output =^B if this red_op_b high if both high so output check priority and if both low output =A^B	Randomized in class under consraints if xOR operation so redA and RedB is high together most of simulation and also at least input if RedA is high only A should have at least 1 bit =1 and same for B	A checker in the testbench to make sure the output is functionally correct by test function
7	ALSU_6	when opcode =ADD and full adder on so output =A+B+cin if full adder off out=A+B	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function
8	ALSU_7	when opcode =mult so out=A*B	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function
9	ALSU_8	when opcode =SHIFT and depend on Direction output will be left or right and serial in	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function
10	ALSU_9	when opcode =ROTATE and depend on Direction output will be rotate left or right	Randomized in class	A checker in the testbench to make sure the output is functionally correct by test function


Simulation




bypassA check




Bypass B check




Bypass A and B check priority on B




Invalid case check




OR check




OR ON A only




XOR



Mult



Shift_left



Rotate left

