

Assignment 2_extra

Array

```
1  module array ();
2
3  bit [11:0] my_array[4];
4
5  initial begin
6      my_array[0] = 12'h012; // 0000_0001_0010
7      my_array[1] = 12'h345; // 0011_0100_0101
8      my_array[2] = 12'h678; // 0110_0111_1000
9      my_array[3] = 12'h9AB; // 1001_1010_1011
10
11     foreach(my_array[i])
12         $display("bit number 5,4=%b",my_array[i][5:4]);
13
14     for(int i=0;i<$size(my_array);i++)begin
15         $displayb(my_array[i][5:4]);
16     end
17 end
18
19 endmodule
```

```
# bit number 5,4=01
# bit number 5,4=00
# bit number 5,4=11
# bit number 5,4=10
# 01
# 00
# 11
# 10
```

ALU project

Design

```
1 module ALU_4_bit(  
2     input  clk,  
3     input  reset,  
4     input  [1:0] Opcode, // The opcode  
5     input  signed [3:0] A, // Input data A in 2's complement  
6     input  signed [3:0] B, // Input data B in 2's complement  
7  
8     output reg signed [4:0] C // ALU output in 2's complement  
9  
10    );  
11  
12    reg signed [4:0] Alu_out; // ALU output in 2's complement  
13  
14    localparam      Add      = 2'b00; // A + B  
15    localparam      Sub      = 2'b01; // A - B  
16    localparam      Not_A    = 2'b10; // ~A  
17    localparam      ReductionOR_B = 2'b11; // |B  
18  
19    // Do the operation  
20    always @* begin  
21        case (Opcode)  
22            Add:      Alu_out = A + B;  
23            Sub:      Alu_out = A - B;  
24            Not_A:    Alu_out = ~A;  
25            ReductionOR_B: Alu_out = |B;  
26            default: Alu_out = 5'b0;  
27        endcase  
28    end // always @ *  
29  
30    // Register output C
```

```
30    // Register output C  
31    always @(posedge clk or posedge reset) begin  
32        if (reset)  
33            C <= 5'b0;  
34        else  
35            C <= Alu_out;  
36    end  
37  
38 endmodule
```

Test Bench

```
1  import pack_file::*;
2
3  module ALU_tb ();
4
5  bit clk=0;
6  bit reset;
7  bit [1:0] Opcode; // The opcode
8  bit signed [3:0] A; // Input data A in 2's complement
9  bit signed [3:0] B; // Input data B in 2's complement
10
11 bit signed [4:0] C,c_check; // ALU output in 2's complement
12
13 int correct=0,error=0;
14
15
16 ALU_4_bit tb(.*);
17
18 always #5 clk =!clk;
19 transaction tr=new();
20
21
22 initial begin
23
24     reset=1;
25     check_result();
26     repeat(50) begin
27         assert(tr.randomize());
28         reset=tr.reset;Opcode=tr.Opcode;A=tr.A;B=tr.B;
29         check_result();
30     end
31
32 $display("number of error=%0d , number of correct=%0d",error,correct);
33 $finish;
34 end
35
36 task check_result();
37     @(negedge clk);
38     if(reset)begin
39         if(reset && C!=0)begin
40             $display("@%0t there an error ",$time); error++;
41         end
42         else begin
43             correct++;
44         end
45     end
46     else begin
47         case (Opcode)
48         Add:begin
49             if(C!=A+B)begin
50                 $display("@%0t there an error in Addition ",$time); error++;
51             end
52             else correct++;
53         end
54         Sub:begin
55             if(C!=A-B)begin
56                 $display("@%0t there an error in subtraction ",$time); error++;
57             end
58             else correct++;
59         end
60     end
61 end
```

```

60         Not_A:begin
61             if(C!=(~A))begin
62                 $display("@%t there an error in not A ",$time); error++;
63             end
64             else correct++;
65         end
66         ReductionOR_B:begin
67             if(C!=(|B))begin
68                 $display("@%t there an error in OR B ",$time); error++;
69             end
70             else correct++;
71         end
72     endcase
73 end
74 end
75
76
77
78
79
80 endtask
81
82 endmodule
83

```

Do file

```

\lib work
vlog ALU.v ALU_tb.sv pack_file.sv +cover -covercells
vsim -voptargs=+acc work.ALU_tb -cover
add wave *
coverage save ALU_tb.ucdb -onexit -du work.ALU_4_bit
run -all
coverage exclude -src ALU.v -line 26 -code s
coverage exclude -src ALU.v -line 26 -code b
quit -sim

```

```

vccover report ALU_tb.ucdb -details -all -output coverage_report.txt

```

Package

```

1 package pack_file;
2     typedef enum { Add,Sub,Not_A,ReductionOR_B } Opcode_e;
3
4 class transaction;
5     rand bit reset;
6     rand bit [1:0] Opcode;
7     rand bit signed [3:0] A;
8     rand bit signed [3:0] B;
9
10    constraint x {
11        reset dist {0:=95,1:=5};
12        Opcode dist {[0:1]:=70,[2:3]:=30};
13        if(Opcode==Add || Opcode == Sub){
14            A+B dist{14:=40,-16:=40,0:=30,[-8:7]:=50};
15        }
16        if(Opcode==Not_A){
17            B==0;
18            A dist {0:=40,4'b1111:=40,[-8:7]:=50};
19        }
20        if(Opcode==ReductionOR_B){
21            A==0;
22            B dist {0:=40,4'b1111:=40,[-8:7]:=50};
23        }
24    }
25 endclass

```

Coverage report

Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	8	8	0	100.0

-----Statement Details-----

Statement Coverage for file ALU.v --

1			module ALU_4_bit(2			input clk, 3			input reset, 4			input [1:0] Opcode, // The opcode 5			input signed [3:0] A, // Input data A in 2's complement 6			input signed [3:0] B, // Input data B in 2's complement 7			 8			output reg signed [4:0] C // ALU output in 2's complement 9			 10); 11			 12			reg signed [4:0] Alu_out; // ALU output in 2's complement 13			 14			localparam Add = 2'b00; // A + B 15			localparam Sub = 2'b01; // A - B 16			localparam Not_A = 2'b10; // ~A 17			localparam ReductionOR_B = 2'b11; // B 18			 19			// Do the operation 20	1	50	always @* begin 21			case (Opcode) 22	1	17	Add: Alu_out = A + B;
---	--	--	------------------------	--	--	-----------------	--	--	-------------------	--	--	--	--	--	--	--	--	--	--	--	-------	--	--	--	--	--	--------	--	--	----------	--	--	--------	--	--	---	--	--	--------	--	--	--	--	--	--	--	--	---------------------------------------	--	--	---	--	--	--------	--	--	---------------------------	---	----	-----------------------	--	--	---------------------	---	----	-----------------------

Branch Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Branches	6	6	0	100.0

-----Branch Details-----

Branch Coverage for file ALU.v --

-----CASE Branch-----			
21		50	Count coming in to CASE
22	1	17	Add: Alu_out = A + B;
23	1	21	Sub: Alu_out = A - B;
24	1	7	Not_A: Alu_out = ~A;
25	1	5	ReductionOR_B: Alu_out = B;
26	1	E	default: Alu_out = 5'b0;

Branch totals: 4 hits of 4 branches = 100.0%

-----IF Branch-----			
32		52	Count coming in to IF
32	1	6	if (reset)
34	1	46	else

Branch totals: 2 hits of 2 branches = 100.0%

Condition Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Condition Terms	0	0	0	100.0

Expression Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Expression Terms	0	0	0	100.0

FSM Coverage:

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Toggle Bins	44	44	0	100.0

-----Toggle Details-----

Toggle Coverage for File ALU.v --


Line	Node	1H->0L	0L->1H	"Coverage"
-----	-----	-----	-----	-----
-	-	-	-	-

Verification plan

1	LABEL	Description	Stimulus Generation	
2	ALU_reset	we put reset on input and verify OUTPUT	apply reset by setting rst=1 directed on start of the tb then it randomized under constraint that turn Off most of simulation	we check this by
3	ALU_ADD	verify addition operation between number	Randomized in code under constraint that Opcode is ADD 35% of simulation time	we check this by
4	ALU_ADD_overflow	verify addition operation with maximum positive and maximum negative	Randomized in code under constraint that in CASE ADD A+B is 14 in 30% of simulation time and same A+B is -16 for 30% of simulation time	we check this by
5	ALU_SUB	verify subtraction operation between number	Randomized in code under constraint that Opcode is SUB 35% of simulation time	we check this by
6	ALU_SUB_overflow	verify subtraction operation with maximum positive and maximum negative	Randomized in code under constraint that in CASE SUB A-B is in 30% of simulation time and same A-B is -16 for 30% of simulation time	we check this by
7	ALU_NOT_A	Verify bitwise NOT operation on input A	Randomized in code under constraint that in CASE NOT A -> A is 0 for 40% time and A is -1 for 40% of simulation time	we check this by
8	ALU_REDUCTION_OR_B	Verify bitwise OR operation on input B	Randomized in code under constraint that in CASE OR B -> B is 0 for 40% time and B is -1 for 40% of simulation time	we check this by
9				

Stimulus Generation	Functionality Check
apply reset by setting rst=1 directed on start of the tb then it randomized under constraint that turn Off most of simulation	we check this by check_result task
Randomized in code under constraint that Opcode is ADD 35% of simulation time	we check this by check_result task by ADD A+B and compare the result with Output
Randomized in code under constraint that in CASE ADD A+B is 14 in 30% of simulation time and same A+B is -16 for 30% of simulation time	we check this by check_result task by ADD A+B and compare the result with Output
Randomized in code under constraint that Opcode is SUB 35% of simulation time	we check this by check_result task by ADD A-B and compare the result with Output
Randomized in code under constraint that in CASE SUB A-B is in 30% of simulation time and same A-B is -16 for 30% of simulation time	we check this by check_result task by ADD A-B and compare the result with Output
Randomized in code under constraint that in CASE NOT A -> A is 0 for 40% time and A is -1 for 40% of simulation time	we check this by check_result task by invert A bits and compare the result with Output
Randomized in code under constraint that in CASE OR B -> B is 0 for 40% time and B is -1 for 40% of simulation time	we check this by check_result task by invert B bits and compare the result with Output

simulation





FSM project

Design

```
1 ////////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: 010-sequence-detector Design
6 //
7 ////////////////////////////////////////////////////////////////////
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;
10    parameter ZERO = 2'b01;
11    parameter ONE = 2'b10;
12    parameter STORE = 2'b11;
13
14    input clk, rst, x;
15    output y;
16    output reg [9:0] users_count;
17
18    reg [1:0] cs, ns;
19
20    always @(*) begin
21        case (cs)
22            IDLE:
23                if (x)
24                    ns = IDLE;
25                else
26                    ns = ZERO;
27            ZERO:
28                if (x)
29                    ns = ONE;
30                else
31                    ns = ZERO;
```

```
32            ONE:
33                if (x)
34                    ns = IDLE;
35                else
36                    ns = STORE;
37            STORE:
38                if (x)
39                    ns = IDLE;
40                else
41                    ns = ZERO;
42            default: ns = IDLE;
43        endcase
44    end
45
46    always @(posedge clk or posedge rst) begin
47        if(rst) begin
48            cs <= IDLE;
49        end
50        else begin
51            cs <= ns;
52        end
53    end
```



```

55     always @(posedge clk or posedge rst) begin
56         if(rst) begin
57             users_count <= 0;
58         end
59         else begin
60             if (cs == STORE)
61                 users_count <= users_count + 1;
62             end
63         end
64
65         assign y = (cs == STORE)? 1:0;
66
67     endmodule

```

Test bench

```

1  import pack ::*;
2
3  module fsm_tb ();
4
5      bit clk=0, rst, x;
6      bit y;
7      bit [9:0] users_count;
8
9      int correct=0,error=0;
10
11      FSM_010 tb(.*);
12
13      always #5 clk =!clk;
14      fsm_transaction tr=new();
15
16      initial begin
17          rst=1;
18          check_result(tr);
19          repeat(60)begin
20              assert(tr.randomize());
21              rst=tr.rst;x=tr.x;
22              check_result(tr);
23          end
24          $display("correct=%0d ,error=%0d",correct,error);
25      $finish;
26      end
27
28

```

```

31 ✓ task check_result(fsm_transaction tr);
32
33     golden_model(tr);
34     @(negedge clk);
35 ✓ if(tr.y_exp!=y || tr.user_count_exp != users_count)begin
36     $display("@%t there error which tr.y_exp=%0d ,y=%0d", $time, tr.y_exp, y); error++;
37 end
38 else correct++;
39 endtask
40
41 ✓ task golden_model(fsm_transaction tr);
42     static state_e ps, ns;
43
44 ✓ if (tr.rst) begin
45     tr.y_exp <= 0;
46     tr.user_count_exp <= 0;
47     ps <= Idle;
48     ns <= zero;
49 end
50 ✓ else begin
51 ✓ case (ps)
52 ✓ Idle: begin
53
54         if (tr.x) ns = Idle;
55         else ns = zero;
56     end
57 ✓ zero: begin
58
59         if (tr.x) ns = one;
60         else ns = zero;
61     end

```

```

61     end
62 ✓ one: begin
63
64         if (tr.x) ns = Idle;
65         else ns = Store;
66     end
67 Store: begin
68 ✓ // Increment the expected count in Store state
69         if (tr.x) ns = Idle;
70         else ns = zero;
71         tr.user_count_exp=tr.user_count_exp+1;
72     end
73 ✓ endcase
74
75     @(posedge clk);
76     ps=ns;
77 ✓ if(ps==Store)begin
78     tr.y_exp <= 1;
79
80 end
81 else tr.y_exp <= 0;
82 end
83
84 endtask
85
86
87 endmodule

```

Package

```
E: > study > kareem wassem > ASSIGNMENTS > 2 > fsm > pack.sv

1  package pack;
2      typedef enum { Idle=0,zero,one,Store} state_e;
3      class fsm_transaction;
4          rand bit x,rst;
5          bit[9:0]user_count_exp;
6          bit y_exp;
7
8          constraint q{
9              rst dist {0:=95,1:=5};
10             x dist {0:= 67,1:=33};
11         }
12     endclass //
13 endpackage
```

Do_file

```
vlib work
vlog FSM_010.v fsm_tb.sv pack.sv +cover -covercells
vsim -voptargs=+acc work.fsm_tb -cover
add wave *
coverage save fsm_tb.ucdb -onexit -du work.FSM_010
run -all

coverage exclude -du FSM_010 -togglenode {users_count[3]}
coverage exclude -du FSM_010 -togglenode {users_count[4]}
coverage exclude -du FSM_010 -togglenode {users_count[5]}
coverage exclude -du FSM_010 -togglenode {users_count[6]}
coverage exclude -du FSM_010 -togglenode {users_count[7]}
coverage exclude -du FSM_010 -togglenode {users_count[8]}
coverage exclude -du FSM_010 -togglenode {users_count[9]}

quit -sim

vcover report fsm_tb.ucdb -details -all -output coverage_report.txt
```

verification plan

1	LABEL	Description	Stimulus Generation
2	FSM_reset	verify the output when rst is high	we directed at start of simulation then we randomize under constraint that it will be off most of time
3	FSM_INPUT	We verify output y and counter when input X generated	randomized under constraint that X is high for 67% of simulation time

Functionality Check

we check by send object to check result task and compare with output_expected from golden model task
 we check by send object to check result task and compare with output_expected from golden model task

Coverage report

```

Statement Coverage:
  Enabled Coverage      Active   Hits   Misses % Covered
-----
  Stmts                17      17      0    100.0
  
```

-----Statement Details-----

Statement Coverage for file FSM_010.v --

```

1 // Author: Kareem Waseem
2 // Course: Digital Verification using SV & UVM
3 //
4 // Description: 010-sequence-detector Design
5 //
6 //
7 //
8 module FSM_010(clk, rst, x, y, users_count);
9     parameter IDLE = 2'b00;
10    parameter ZERO = 2'b01;
11    parameter ONE = 2'b10;
12    parameter STORE = 2'b11;
13
14    input clk, rst, x;
15    output y;
16    output reg [9:0] users_count;
17
18    reg [1:0] cs, ns;
19
20    1 always @(*) begin
21        case (cs)
22            IDLE:
  
```

```

Branch Coverage:
  Enabled Coverage      Active   Hits   Misses % Covered
-----
  Branches             21      21      0    100.0
  
```

-----Branch Details-----

Branch Coverage for file FSM_010.v --

```

-----CASE Branch-----
21 Count coming in to CASE
22 1 15 IDLE:
27 1 26 ZERO:
32 1 19 ONE:
37 1 9 STORE:
42 1 1 default: ns = IDLE;
Branch totals: 5 hits of 5 branches = 100.0%
  
```

```

-----IF Branch-----
23 Count coming in to IF
23 1 7 if (x)
25 1 8 else
Branch totals: 2 hits of 2 branches = 100.0%
  
```

```

-----IF Branch-----
28 Count coming in to IF
28 1 13 if (x)
30 1 13 else
Branch totals: 2 hits of 2 branches = 100.0%
  
```

```

-----IF Branch-----
33 Count coming in to IF
33 1 12 if (x)
35 1 7 else
Branch totals: 2 hits of 2 branches = 100.0%
  
```

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Toggle Bins	22	22	0	100.0

=====Toggle Details=====

Toggle Coverage for File FSM_010.v --

Line	Node	1H->0L	0L->1H	"Coverage"
14	x	1	1	100.00
14	rst	1	1	100.00
14	clk	1	1	100.00
15	y	1	1	100.00
16	users_count[2]	1	1	100.00
16	users_count[1]	1	1	100.00
16	users_count[0]	1	1	100.00
18	ns[1]	1	1	100.00
18	ns[0]	1	1	100.00
18	cs[1]	1	1	100.00
18	cs[0]	1	1	100.00

Total Node Count = 11
 Toggled Node Count = 11
 Untoggled Node Count = 0

Toggle Coverage = 100.0% (22 of 22 bins)

Total Coverage By File (code coverage only, filtered view): 100.0%

Simulation

