## **Adder project**

#### 1-design

```
1
    module adder (
2
        input clk,
3
        input reset,
        4
5
        output reg signed [4:0] C // Adder output in 2's complement
6
7
                    );
8
9
       // Register output C
10
       always @(posedge clk or posedge reset) begin
11
          if (reset)
12
                C <= 5'b0;
13
          else
14
                C \leq A + B;
15
       end
16
17
    - endmodule
```

#### 2-verification plan

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
ADDER_1	When the reset is asserted, the output adder value should be low the we assert reset to low	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
ADDER_2	When A is asserted to Max postive number and B asserted to Max negative number the output C should be equal -1		-	A checker in the testbench to make sure the output is correct
ADDER_3	When A is asserted to Max postive number and B asserted to Max postive number the output C should be equal 14	Directed at the simulation at time 20	-	A checker in the testbench to make sure the output is correct
ADDER_4	When A is asserted to Max negative number and B asserted to Max negative number the output C should be equal -16	Directed at the simulation at time 30	-	A checker in the testbench to make sure the output is correct
ADDER_5	When A is asserted to Max negative number and B asserted to Max postive number the output C should be equal -1	Directed at the simulation at time 40	-	A checker in the testbench to make sure the output is correct
ADDER_6	When A is asserted to Zero number and B asserted to Max negative number the output C should be equal -8	Directed at the simulation at time 50	-	A checker in the testbench to make sure the output is correct
ADDER_7	When A is asserted to zero number and B asserted to Max positive number the output C should be equal 7	Directed at the simulation at time 60	-	A checker in the testbench to make sure the output is correct
ADDER_8	When A is asserted to Max positive number and B asserted to Zero number the output C should be equal 7	Directed at the simulation at time 70	-	A checker in the testbench to make sure the output is correct
ADDER_9	When A is asserted to Max negative number and B asserted to zero number the output C should be equal -8	Directed at the simulation at time 80	-	A checker in the testbench to make sure the output is correct
ADDER_10	When A is asserted to zero number and B asserted to zero number the output C should be equal 0	Directed at the simulation at time 90	-	A checker in the testbench to make sure the output is correct
ADDER_11	When the reset is asserted, the output adder value should be low	Directed at the simulation at time 100	-	A checker in the testbench to make sure the output is correct
ADDER_12	we end simulation here by \$stop	Directed at the simulation at time 110	-	A checker in the testbench to make sure the output is correct

#### 3-testbench

```
A=MAXNEG;
    B=MAXPOS;
    checker_res(-1);
36 B=MAXNEG;
37 checker_res(-8);
   A=ZERO;
40 B=MAXPOS;
    checker_res(7);
    A=MAXPOS;
    B=ZERO;
    checker_res(7);
47 A=MAXNEG;
    B=ZERO;
    checker_res(-8);
    A=ZERO;
    B=ZERO;
    checker_res(0);
     $display("error_count=%0d ----- correct_count=%0d",error,correct);
     $stop;
```

```
≣ tb.sv
      module tb();
 3 localparam MAXPOS=7,MAXNEG=-8,ZERO=0;//when we used too much we should make as param
 5 bit clk,reset;
 6 logic signed [3:0] A; // Input data A in 2's complement
7 logic signed [3:0] B; // Input data B in 2's complement
8 logic signed [4:0] C;
      adder tb1(.*);
      begin clk=0;
      call_reset;
19 A=MAXPOS;
      B=MAXNEG;
      checker_res(-1);
      A=MAXPOS;
      B=MAXPOS;
      checker_res(14);
     B=MAXNEG;
      checker_res(-16);
      A=MAXNEG;
      B=MAXPOS;
```

```
task checker_res(input logic signed[4:0] check_result);

@(negedge clk);
if(check_result!=C)begin

$display("there is somthing wrong @%t",$time);
error++;
end
else
correct++;

end

task call_reset;
reset=1;
checker_res(0);
reset=0;
endtask

end

endmodule
```

4-do file

```
File Edit Format View Help

vlib work

vlog adder.v tb.sv +cover -covercells

vsim -voptargs=+acc work.tb -cover


add wave *

coverage save adder_tb.ucdb -onexit -du work.adder

run -all

//vcover report adder_tb.ucdb -details -all -output coverage_report.txt
```

#### 5-simulation to check functionality



#### **Coverage report**

```
Statement Coverage:
   Enabled Coverage
                            Active
                                       Hits Misses % Covered
   Stmts
                                                  0 100.0
-----Statement Details-----
Statement Coverage for file adder.v --
   1
                                               module adder (
   2
                                                   input clk,
                                                   input reset,
                                                   input signed [3:0] A, // Input data A in 2's complement
                                                   input signed [3:0] B, // Input data B in 2's complement
                                                   output reg signed [4:0] C // Adder output in 2's complement
                                                           );
   8
                                                  // Register output C
   9
   10
                 1
                                         11
                                                  always @(posedge clk or posedge reset) begin
                                                     if (reset)
   11
   12
                 1
                                                      C <= 5'b0;
   13
                                                    else
   14
                 1
                                                      C \leftarrow A + B;
   15
                                                  end
   16
   17
                                               endmodule
```

-----branch vetalls------

Branch Coverage for file adder.v --

		IF Branch		
11		11	Count coming in to IF	
11	1	2	if (reset)	
13	1	9	else	

13 1
Branch totals: 2 hits of 2 branches = 100.0%

			_
വ	ndi	tion.	Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
FEC Condition Terms Expression Coverage:	0	0	0	100.0
Enabled Coverage	Active	Covered	Misses	% Covered
FEC Expression Terms FSM Coverage:	0	0	0	100.0
Enabled Coverage	Active	Hits	Misses	% Covered
FSMs				100.0
States	0	0	0	100.0
Transitions	0	0	0	100.0
Toggle Coverage:	A 4-2	102.6		ov. C
Enabled Coverage	Active	Hits	Misses	% Covered
Toggle Bins	30	29	1	96.6

-----Topple Details-----

#### -----Toggle Details-----

Toggle Coverage for File adder.v --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	reset	1	1	100.00
4	A[3]	1	1	100.00
4	A[2]	1	1	100.00
4	A[1]	1	1	100.00
4	A[0]	1	1	100.00
5	B[3]	1	1	100.00
5	B[2]	1	1	100.00
5	B[1]	1	1	100.00
5	B[0]	1	1	100.00
6	C[4]	1	1	100.00
6	C[3]	1	1	100.00
6	C[2]	1	1	100.00
6	C[1]	1	1	100.00
6	C[0]	1	1	100.00

Total Node Count = 15
Toggled Node Count = 15
Untoggled Node Count = 0

Toggle Coverage = 100.0% (30 of 30 bins)

# priority Encoder project

# 1-Design

## 2-Verification plan

A	В	С	D	E
Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
PRIORTY_E_1	When the reset is asserted, the output valid value should be low and Y dont care	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
PRIORTY_E_2	we assert D to number from 0 to 15 with FOR LOOP but Y still dont care and Valid still 0 because reset is HIGH	Directed at the simulation	•	A checker in the testbench to make sure the output is correct
PRIORTY_E_3	we assert the reset to 0 to see the stimulus on Output Y and valid	Directed at the simulation	-	A checker in the testbench to make sure the output is correct
PRIORTY_E_4	we assert D to number from 0 to 15 with FOR LOOP and check output Y and valid according to if D[0]=1->Y=2'b11, valid=1'b1 else D[1]=1 ->Y=2'b10, valid=1'b1 else D[2]=1 ->Y=2'b01, valid=1'b1 else D[3]=1 ->Y=2'b00, valid=1'b1 else if D=0 ->Y=2'bxx, valid=1'b0	Directed at the simulation		A checker in the testbench to make sure the output is correct

#### 3-tb


```
initial begin
for(j=0;j<2;j++)</pre>
begin
if(rst)
    check_correctness(0);
else begin
     D=i;
      if(D[0]==1'b1)
       check_correctness(7);
      else if(D[1]==1'b1)
       check_correctness(5);
      else if(D[2]==1'b1)
        check_correctness(3);
      else if(D[3]==1'b1)
        check_correctness(1);
        check_correctness(0);
    end
D=0;
check_correctness(0);
reset_call(1);
check_correctness(0);
$display("error_count=%0d ----- correct_count=%0d",wrong,correct);
$stop;
```


```
task check_correctness(input logic [2:0]value);
@(negedge clk);
if(rst && (value[2:1] !=Y))begin
    $display("there is somthing wrong @%t the number %0d",$time,{Y,valid});
    wrong++;
else if(rst==0 && D >0 && value!={Y,valid})begin
    $display("there is somthing wrong @%t the number %0d",$time,{Y,valid});
    wrong++;
else if(rst==0 && D==0 && value[0]!= valid)begin
    $display("there is somthing wrong @%t the number %0d",$time,{Y,valid});
    wrong++;
    correct++;
endtask
task reset_call(input bit turn_on);
if(turn_on)
    rst=1;
    rst=0;
```

#### 4-do file

```
vlib work
vlog priority_enc.v priority_enc_tb.sv +cover -covercells
vsim -voptargs=+acc work.priority_enc_tb -cover
add wave *
coverage save priroty_encoder_tb.ucdb -onexit -du work.priority_enc|
run -all
//vcover report priroty_encoder_tb.ucdb -details -all -output coverage_report.txt
```

## 5-simulation





### 5.2coverage report :statment

```
Coverage Report by file with details
=== File: priority_enc.v
Statement Coverage:
                                   7
                                               0 100.0
------Details------
Statement Coverage for file priority enc.v --
                                              module priority_enc (
                                              input clk,
                                              input rst.
                                              input [3:0] D,
                                              output reg[1:0] Y,
                                              output reg valid
                                              );
                                              always @(posedge clk) begin
                                              if (rst)
Y <= 2'b0;
   10
                                        3
                                                       4'b1000: Y <= 0;//2'b00 1
                                                       4'bX100: Y <= 1;//2'b01 1
   15
                                                       4'bXX10: Y <= 2;//2'b10 1
   17
                                                      4'bXXX1: Y <= 3;//2'b11 1
   18
   19
                 1
                                       20
                                                valid <= (~|D)? 1'b0: 1'b1;</pre>
                                              endmodule
```

#### **Branch**

```
------Branch Details-----
Branch Coverage for file priority enc.v --
                                            20 Count coming in to IF
   10
                   1
                                                   if (rst)
else
Branch totals: 2 hits of 2 branches = 100.0%
                                                   Count coming in to CASE

4'b1000: Y <= 0;//2'b00 1

4'bX100: Y <= 1;//2'b01 1

4'bXX10: Y <= 2;//2'b10 1

4'bXXX1: Y <= 3;//2'b11 1
   14
                   1
   15
                   1
                                                  All False Count
Branch totals: 5 hits of 5 branches = 100.0%
Condition Coverage:
   Enabled Coverage
                               Active Covered
                                                   Misses % Covered
   FEC Condition Terms
Expression Coverage:
   Enabled Coverage
                               Active
                                       Covered
                                                   Misses % Covered
   FEC Expression Terms
                                                      0
FSM Coverage:
   Enabled Coverage
                               Active
                                          Hits
                                                   Misses % Covered
                                                              100.0
      States
                                                              100.0
       Transitions
                                                              100.0
Toggle Coverage:
                              Active
                                           Hits
   Enabled Coverage
                                                   Misses % Covered
                                  18
                                            18
                                                       0
-----Toggle Details------
```

## **Toggle**

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses %	Covered
Toggle Bins	18	18	0	100.0

-----Toggle Details-----

Toggle Coverage for File priority\_enc.v --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	rst	1	1	100.00
4	D[3]	1	1	100.00
4	D[2]	1	1	100.00
4	D[1]	1	1	100.00
4	D[0]	1	1	100.00
5	Y[1]	1	1	100.00
5	Y[0]	1	1	100.00
6	valid	1	1	100.00

Total Node Count = 9
Toggled Node Count = 9
Untoggled Node Count = 0

Toggle Coverage = 100.0% (18 of 18 bins)

Total Coverage By File (code coverage only, filtered view): 100.0%

### **ALU PROJECT**

#### **DESIGN**

#### **TB**

```
Opcode=Add;
    A=MAXPOS;
   B=ZERO;
   checker_res(7);
   Opcode=Sub;
    checker_res(7);
   Opcode=Add;
A=MAXNEG;
84 B=ZERO;
   checker_res(-8);
87 Opcode=Sub;
    checker_res(-8);
    Opcode=Add;
    A=ZERO;
   B=ZERO;
    checker_res(0);
   Opcode=Sub;
    checker_res(0);
   Opcode=Not_A;
    A=ZERO;
    checker_res(-1);
    A=-1;
    checker_res(ZERO);
    A=MAXNEG;
    checker_res(MAXPOS);
```

### **DO\_FILE**

```
vlib work
vlog ALU.v tb.sv +cover -covercells
vsim -voptargs=+acc work.tb -cover
add wave *
coverage save ALU_tb.ucdb -onexit -du work.ALU_4_bit
run -all

coverage exclude -src ALU.v -line 26 -code s
coverage exclude -src ALU.v -line 26 -code b
```

## **COUNTER**

# Loading work.ALU\_4 bit(fast)
# error\_count=0 ------ correct\_count=29
# \*\* Note: \$stop : tb.sv(132)
# Time: 290 ms Iteration: 1 Instance: /tb


# **VERIFICATION PLAN**

1	Label	Description	Stimulus Generation	Functionality Check
2	reset	When the reset is asserted, the output adder value should be low the we assert reset to low	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	ADD_1	When A is asserted to Max postive number and B asserted to Max negative number and OPcode is add the output C should be equal -1	Directed at the simulation at time 20	A checker in the testbench to make sure the output is correct
4	SUB_1	When A is asserted to Max postive number and B asserted to Max negative number and OPcode is SUB the output C should be equal 15	Directed at the simulation at time 30	A checker in the testbench to make sure the output is correct
5	ADD_2	When A is asserted to Max postive number and B asserted to Max posetive number and OPcode is ADD the output C should be equal 14	Directed at the simulation at time 30	A checker in the testbench to make sure the output is correct
6	SUB_2	When A is asserted to Max postive number and B asserted to Max posetive number and OPcode is SUB the output C should be equal 0	Directed at the simulation at time 40	A checker in the testbench to make sure the output is correct
7	ADD_3	When A is asserted to Max negative number and B asserted to Max negative number OP=ADD the output C should be equal -16	Directed at the simulation at time 50	A checker in the testbench to make sure the output is correct
8	SUB_3	When A is asserted to Max negative number and B asserted to Max negative number and OPcode =SUB the output C should be equal 0	Directed at the simulation at time 60	A checker in the testbench to make sure the output is correct
9	ADD_4	When A is asserted to Max negative number and B asserted to Max postive number OP=ADD the output C should be equal -1	Directed at the simulation at time 70	A checker in the testbench to make sure the output is correct
10	SUB_4	When A is asserted to Max negative number and B asserted to Max postive number OP=SUB the output C should be equal -15	Directed at the simulation at time 80	A checker in the testbench to make sure the output is correct
11	ADD_5	When A is asserted to Zero number and B asserted to Max negative number OP = ADD the output C should be equal -8	Directed at the simulation at time 90	A checker in the testbench to make sure the output is correct

12	SUB_5	When A is asserted to Zero number and B asserted to Max negative number OP = SUB the output C should be equal 8	Directed at the simulation at time 100	A checker in the testbench to make sure the output is correct
13	ADD_6	When A is asserted to zero number and B asserted to Max positive number OP=ADD the output C should be equal 7	Directed at the simulation at time 110	A checker in the testbench to make sure the output is correct
14	SUB_6	When A is asserted to zero number and B asserted to Max positive number OP=SUB the output C should be equal -7	Directed at the simulation at time 120	A checker in the testbench to make sure the output is correct
15	ADD_7	When A is asserted to Max positive number and B asserted to Zero number OP=ADD the output C should be equal 7	Directed at the simulation at time 130	A checker in the testbench to make sure the output is correct
16	SUB_7	When A is asserted to Max positive number and B asserted to Zero number OP=SUB the output C should be equal 7	Directed at the simulation at time 140	A checker in the testbench to make sure the output is correct
17	ADD_8	When A is asserted to Max negative number and B asserted to zero number OP = ADD the output C should be equal -8	Directed at the simulation at time 150	A checker in the testbench to make sure the output is correct
18	SUB_8	When A is asserted to Max negative number and B asserted to zero number OP = SUB the output C should be equal -8	Directed at the simulation at time 160	A checker in the testbench to make sure the output is correct
19	ADD_9	When A is asserted to zero number and B asserted to zero number OP=ADD the output C should be equal 0	Directed at the simulation at time 170	A checker in the testbench to make sure the output is correct
20	SUB_9	When A is asserted to zero number and B asserted to zero number OP=SUB the output C should be equal 0	Directed at the simulation at time 180	A checker in the testbench to make sure the output is correct
21	Not_A_1	When A is asserted to zero OP=NOT_A the output C should be equal -1	Directed at the simulation at time 190	A checker in the testbench to make sure the output is correct
22	Not_A_2	When A is asserted to -1 OP=NOT_A the output C should be equal 0	Directed at the simulation at time 200	A checker in the testbench to make sure the output is correct
23	Not_A_3	When A is asserted to MAXNEG OP=NOT_A the output C should be equal MAXPOS	Directed at the simulation at time 210	A checker in the testbench to make sure the output is correct
24	Not_A_4	When A is asserted to MAXPOS OP=NOT_A the output C should be equal MAXNEG	Directed at the simulation at time 220	A checker in the testbench to make sure the output is correct
25	Reduction_Or_1	When B is asserted to Zero OP=REDUCTION_OR the output C should be equal ZERO	Directed at the simulation at time 230	A checker in the testbench to make sure the output is correct
26	Reduction_Or_2	When B is asserted to MAXPOS OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 240	A checker in the testbench to make sure the output is correct
27	Reduction_Or_3	When B is asserted to MAXNEG OP=REDUCTION_OR the output C should be equal ONE	Directed at the simulation at time 250	A checker in the testbench to make sure the output is correct
28	Reduction_Or_4	When B is asserted to -1 OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 260	A checker in the testbench to make sure the output is correct
29	Reduction_Or_5	When B is asserted to 1 OP=REDUCTION_OR the output C should be equal 1	Directed at the simulation at time 270	A checker in the testbench to make sure the output is correct
30	RESET	When the reset is asserted, the output adder value should be low	Directed at the simulation at time 280	A checker in the testbench to make sure the output is correct
31	STOP	we end simulation here by \$stop	Directed at the simulation at time 290	A checker in the testbench to make sure the output is correct

## **SIMULATION**

**△□**0



### **COVERAGE REPORT**

```
Coverage Report by file with details
=== File: ALU.v
Statement Coverage:
     Enabled Coverage
                                                          Hits Misses % Covered
                                          8
                                                         8
                                                                     0
     Stmts
                                                                                  100.0
-----Statement Details-----
Statement Coverage for file ALU.v --
                                                                       module ALU_4_bit(
   input clk,
   input reset,
   input [1:0] Opcode, // The opcode
   input signed [3:0] A, // Input data A in 2's complement
   input signed [3:0] B, // Input data B in 2's complement
                                                                             output reg signed [4:0] C // ALU output in 2's complement
                                                                                        );
     10
11
12
13
14
15
16
17
18
19
20
21
22
                                                                           reg signed [4:0]
                                                                                                                Alu_out; // ALU output in 2's complement
                                                                                                                 Add = 2'b00; // A + B

Sub = 2'b01; // A - B

Not_A = 2'b10; // ~A

Reduction0R_B = 2'b11; // |B
                                                                           localparam
                                                                           localparam
                                                                           localparam
localparam
                                                                           // Do the operation
always @* begin
  case (Opcode)
   Add:
                                                             29
                                                              11
                                                                                                           Alu out = A + B;
```

```
11
12
                                                  reg signed [4:0]
                                                                              Alu_out; // ALU output in 2's complement
13
                                                                                            = 2'b00; // A + B
                                                                              Δdd
14
                                                  localparam
                                                                                           = 2'b01; // A - B
= 2'b10; // ~A
15
                                                  localparam
                                                                              Sub
16
                                                  localparam
                                                                              Not_A
17
                                                  localparam
                                                                              ReductionOR B = 2'b11; // B
18
19
                                                  // Do the operation
                                         29
20
                                                   always @* begin
21
                                                     case (Opcode)
                                                                          Alu_out = A + B;
22
                                         11
                                                         Àdd:
                                                                          Alu_out = A - B;
23
               1
                                         9
                                                          Sub:
24
                                                                          Alu_out = ~A;
                                          4
                                                          Not_A:
               1
                                                          ReductionOR_B: Alu_out = |B;
25
               1
                                          5
26
                                          Ε
                                                       default: Alu_out = 5'b0;
27
                                                     endcase
28
                                                  end // always @ *
29
30
                                                   // Register output C
31
                                         29
                                                   always @(posedge clk or posedge reset) begin
32
                                                     if (reset)
                                                       C <= 5'b0;
33
                                          4
34
                                                     else
35
                                         25
                                                       C<= Alu_out;</pre>
36
37
38
                                                endmodule
```

```
Branch Coverage:
                      Active Hits Misses % Covered
  Enabled Coverage
                       6 6 0 100.0
   Branches
-----Branch Details-----
Branch Coverage for file ALU.v --
-----CASE Branch-----
                                  29
                                     Count coming in to CASE
                                      Add:
Sub:
Not_A:
Reducat:
                                              Add: Alu_out = A + B;
Sub: Alu_out = A - B;
Not_A: Alu_out = ~A;
ReductionOR_B: Alu_out = |B;
   22
                                  11
   23
   24
   25
             1
                                           default: Alu_out = 5'b0;
Branch totals: 4 hits of 4 branches = 100.0%
                     29 Count coming in to IF
-----TF Branch-----
          1
                                        if (reset)
else
   32
                                  25
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
   Enabled Coverage
                       Active Covered
                                      Misses % Covered
                                      0 100.0
   FEC Condition Terms
                         0
                                 0
Expression Coverage:
   Enabled Coverage
                       Active Covered Misses % Covered
                       0
                              ----
                                      0 100.0
   FEC Expression Terms
                       0
   FEC Expression Terms
                                 0
                                       0 100.0
FSM Coverage:
                                Hits Misses % Covered
   Enabled Coverage
                       Active
   FSMs
                                              100.0
                                            100.0
    States
                           0
                                 0
                                          0
                                          0 100.0
     Transitions
                           0
                                 0
Toggle Coverage:
  Enabled Coverage
                       Active
                                Hits Misses % Covered
  Toggle Bins
                                      0 100.0
```

-----Toggle Details-----

Toggle Coverage for File ALU.v --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	reset	1	1	100.00
4	Opcode[1]	1	1	100.00
4	Opcode[0]	1	1	100.00
5	A[3]	1	1	100.00
5	A[2]	1	1	100.00
5	A[1]	1	1	100.00
5	A[0]	1	1	100.00
6	B[3]	1	1	100.00
6	B[2]	1	1	100.00
6	B[1]	1	1	100.00
6	B[0]	1	1	100.00
8	C[4]	1	1	100.00
8	C[3]	1	1	100.00
8	C[2]	1	1	100.00
8	C[1]	1	1	100.00
8	C[0]	1	1	100.00
12	Alu_out[4]	1	1	100.00
12	Alu_out[3]	1	1	100.00
12	Alu_out[2]	1	1	100.00
12	Alu_out[1]	1	1	100.00
12	Alu_out[0]	1	1	100.00

Total Node Count = 22
Toggled Node Count = 22
Untoggled Node Count = 0

Toggle Coverage = 100.0% (44 of 44 bins)

Total Coverage By File (code coverage only, filtered view): 100.0%

### **DSP** project

#### **Design**

Here we change mult\_out to 37 bit because A\_reg\*add\_out2=36bit and 1bit for carry

And change adder\_out\_stg reg to 18 bit to take carry from addition.

```
module DSP(A, B, C, D, clk, rst_n, P);
     parameter OPERATION = "ADD";
    input [47:0] C;
    input clk, rst_n;
    output reg [47:0] P;
    reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
9 reg [18:0] adder_out_stg1, adder_out_stg2;
10 reg [36:0] mult_out;
    reg [47:0] C_reg;
    always @(posedge clk or negedge rst_n) begin
           // reset
A_reg_stg1 <= 0;
           A_reg_stg2 <= 0;
             B_reg <= 0;
            D_reg <= 0;
            adder_out_stg1 <= 0;
             mult out <= 0:
```

#### <u>TB</u>

```
module tb();
parameter OPERATION = "ADD";
logic [17:0] A, B, D;
logic [47:0] C;
logic clk, rst_n;
logic [47:0] P;
int error=0,correct=0;
    clk=0;
     forever #5 clk=!clk;
DSP D1(.*);
initial begin
A=0;
B=0;
C=0;
D=0;
call_rst_n;
for(int i=0;i<30;i++)begin</pre>
   A=$random;
    B=$random;
    C=$random;
    D=$random;
```

```
checker_res(((D+B)*A)+C);

and

call_rst_n;

display("error_count=%0d ------ correct_count=%0d",error,correct);

$top;

task checker_res(input logic signed[47:0] check_result);

repeat(5) @(negedge clk);

repeat(5) @(negedge clk);

dif(check_result!=P)begin

$display("there is somthing wrong @%t",$time);

error++;

end

else

correct++;

end

task call_rst_n;

rst_n=0;

checker_res(0);

rst_n=1;

endtask

endmodule

endmodule
```

#### **VERIFICATION PLAN**

1	Label	Description	Stimulus Generation	Functionality Check
2	DSP_1	When the reset is asserted, all the output port adn internal reg should be equal zero	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	DSP_2	here we randomize on i/p A,B,C,D and check output P by Task checker for 30 times	Directed in TB at time 50 ns unti 1550 ns	we check in testbench with task checker by send expected result and compare

#### **DO FILE**

```
vlib work
vlog DSP.v tb.sv +cover -covercells
vsim -voptargs=+acc work.tb -cover
add wave *
coverage save DSP_tb.ucdb -onexit -du work.DSP
run -all
```


## **COUNTER**


```
error_count=0 ------ correct_count=22


** Note: $stop : tb.sv(37)


Time: 1100 ns Iteration: 1 Instance: /tb
```


#### **SIMULATION**

















#### **COVERAGE REPORT: STATEMENT**

Statement Coverage:

```
Enabled Coverage
                                Active
                                            Hits
                                                     Misses % Covered
   Stmts
                                   17
                                              17
                                                              100.0
-----Statement Details-----
Statement Coverage for file DSP.v --
NOTE: The modification timestamp for source file 'DSP.v' has been altered since compilation.
                                                     module DSP(A, B, C, D, clk, rst_n, P);
parameter OPERATION = "ADD";
   1
   2
                                                      input [17:0] A, B, D;
   3
   4
                                                      input [47:0] C;
                                                      input clk, rst_n;
   5
   6
                                                      output reg [47:0] P;
                                                      reg [17:0] A_reg_stg1, A_reg_stg2, B_reg, D_reg;
   8
   9
                                                      reg [18:0] adder_out_stg1, adder_out_stg2;
   10
                                                      reg [36:0] mult_out;
                                                      reg [47:0] C_reg;
                                              154
   11
                    1
                                                      always @(posedge clk or negedge rst_n) begin
   12
   13
                                                         if (!rst_n) begin
   14
                                                                 // reset
   15
                    1
                                                                  A_reg_stg1 <= 0;
                                                                  A_reg_stg2 <= 0;
   16
                    1
                                                4
   17
                    1
                                                4
                                                                  B_reg <= 0;
   18
                    1
                                                4
                                                                  D_reg <= 0;
   19
                    1
                                                                  adder_out_stg1 <= 0;
                                                                  mult_out <= 0;
                                                4
   20
                    1
   21
                                                                  P <= 0;
    22
                                                         end
                                              150
    23
                    1
                                                         else begin
   24
                                              150
                                                                 A_reg_stg1 <= A;
                    1
   25
                    1
                                              150
                                                                 A_reg_stg2 <= A_reg_stg1;
    26
                    1
                                              150
                                                                 B_reg <= B;
   27
                                              150
                                                                 C_reg <= C;
                    1
   28
                                              150
                                                                 D_reg <= D;
                    1
   29
                                                                 adder_out_stg2 <= adder_out_stg1;
    30
   31
                                                                 if (OPERATION == "ADD") begin
                                              150
                    1
   32
   33
                    1
                                              150
                                                                         adder_out_stg1 <= D_reg + B_reg;
    34
                                                                         P <= mult_out + C_reg;
   34
                                                                   P <= mult_out + C_reg;
   35
   36
                                                           else if (OPERATION == "SUBTRACT") begin
   37
                                                                   adder_out_stg1 <= D_reg - B_reg;
   38
                                                                   P <= mult_out - C_reg;
                                         150
   39
                  1
   40
                                                           mult_out <= A_reg_stg2 * adder_out_stg2;</pre>
   41
                                                    end
   42
                                                 end
   43
   44
                                                 endmodule
Branch Coverage:
   Enabled Coverage
                             Active
                                        Hits
                                                Misses % Covered
   Branches
                                  2
                                                     0
                                                        100.0
```

#### **BRANCH**

```
Branch Coverage:
  Enabled Coverage Active Hits Misses % Covered
-----Branch Details-----
Branch Coverage for file DSP.v --
NOTE: The modification timestamp for source file 'DSP.v' has been altered since compilation.
-----IF Branch------
                                 154 Count coming in to IF
4 always @(posedge clk or negedge rst_n) begin
  12
   12
               1
                                  150
                                         end
Branch totals: 2 hits of 2 branches = 100.0%
Condition Coverage:
  Enabled Coverage
                       Active Covered Misses % Covered
                                     0 100.0
  FEC Condition Terms
Expression Coverage:
                       Active Covered
                                      Misses % Covered
  Enabled Coverage
                              0
                        0
                                       0 100.0
   FEC Expression Terms
FSM Coverage:
                       Active Hits
  Enabled Coverage
                                       Misses % Covered
                        -----
                                 ----
                                       -----
   FSMs
                                                100.0
                                0
0
                                               100.0
    States
Transitions
                           0
                                           0
                                        0 100.0
Toggle Coverage:
                                Hits Misses % Covered
  Enabled Coverage
                       Active
                                688
                         688
                                      0 100.0
   Toggle Bins
```

#### **TOGGLE**

Transitions	0	0	0	100.0
Toggle Coverage:				
Enabled Coverage	Active	Hits	Misses	% Covered
Toggle Bins	688	688	0	100.0

## **D\_FF PROJECT**

## **Design**

Here I change on design on line 14 by assert output to same output which mean no change

#### **VERIFICATION PLAN**

1	Label	Description	Stimulus Generation	Functionality Check	
2	dFF_1	When the reset is asserted the output port q =0	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct	
3	dFF_2	Here we check first on USE_EN=1 and check on all possible 4 i/p for d and en 1-d=0 ,en=0 2-d=1 ,en=1 3-d=1 ,en=0 4-d=0 ,en=1	Directed in TB_1 at time 10 ns until 50 ns	we check in testbench with task checker by send expected result and compare with output q	
4	dFF_2_1	When the reset is asserted the output port q =0	Directed at the start of the simulation	A checker in the testbench to make sure the output is correct	
5	dFF2_2	Here we check on USE_EN=0 and check on all possible 4 i/p for d and en 1-d=0 ,en=0 2-d=1 ,en=1 3-d=1 ,en=0 4-d=0 ,en=1	Directed in TB_2 at time 10 ns until 50 ns	we check in testbench with task checker by send expected result and compare with output q	
6					

#### **TB** 1

```
module tb_1();
     parameter USE_EN = 1;
   int correct=0,error=0;
always #5 clk=~clk;
   dff #(.USE_EN(USE_EN)) DUT(.*);
12
    d=0;
   call_reset;
d=0;
    en=0;
    check_resul(q);
   d=1;
   en=1;
check_resul(1);
    d=1;
    en=0;
    check_resul(q);
    d=0;
    en=1;
    check_resul(0);
     call_reset;
     $display("error_count=%0d ----- correct_count=%0d",error,correct);
     $stop;
```

```
task check_resul(input logic check_result);

@(negedge clk);
if(check_result!=q)begin

$display("there is somthing wrong @%t check_result =%0d q=%0d ",$time,check_result,q);
error++;

end

else
correct++;

endtask

task call_reset;
rst=1;
check_resul(0);
rst=0;
endmodule

endmodule
```

#### **TB 2**

```
module tb_2();
    parameter USE_EN = 0;
    logic clk=0, rst, d, en;
    logic q;
    int correct=0,error=0;
    always #5 clk=~clk;
10 dff #(.USE_EN(USE_EN)) DUT(.*);
12 initial begin
14 d=0;
    en=0;
    call_reset;
    d=0;
    en=0;
    check_resul(q);
    d=1;
    en=1;
    check_resul(q);
    d=1;
24 en=0;
    check_resul(q);
26 d=0;
    en=1;
28 check_resul(q);
    call_reset;
    $display("error_count=%0d ----- correct_count=%0d",error,correct);
     $stop;
    end
```

```
task check_resul(input logic check_result);

@(negedge clk);
if(check_result!=q)begin

%display("there is somthing wrong @%t check_result =%0d q=%0d ",$time,check_result,q);
error++;

end

else

correct++;

endtask

task call_reset;
rst=1;
check_resul(0);
rst=0;
endtask

endmodule

endmodule
```

### **COUNTER FOR FIRST\_TB**

```
# error_count=0 ------ correct_count=6

# ** Note: $stop : tb.sv(37)

# Time: 60 ns Iteration: 1 Instance: /tb_1

# Break in Module tb_1 at tb.sv line 37
```

### **COUNTER FOR SECOND\_TB**

```
# error_count=0 ------ correct_count=6

# ** Note: $stop : tb_2.sv(37)

# Time: 60 ns Iteration: 1 Instance: /tb_2

# Break in Module tb_2 at tb_2.sv line 37
```


#### DO\_FILE


```
vlib work
vlog dff.v tb.sv +cover -covercells
vsim -voptargs=+acc work.tb_1 -cover
add wave *
coverage save dff_t1.ucdb -onexit -du work.dff
run -all
quit -sim


vlog dff.v tb_2.sv +cover -covercells
vsim -voptargs=+acc work.tb_2 -cover
add wave *
coverage save dff_t2.ucdb -onexit -du work.dff
run -all
quit -sim


vcover merge dff_merged.ucdb dff_t1.ucdb dff_t2.ucdb -du dff
vcover report dff_merged.ucdb -details -all -output coverage_report.txt
```

## **SIMULATION FOR tb1**













## **SIMULATION FOR tb2**









## **COVERAGE REPORT**

```
=== File: dff.v
______
Statement Coverage:
                        Active
                                Hits
                                      Misses % Covered
  Enabled Coverage
   Stmts
                                         0 100.0
-----Statement Details-----
Statement Coverage for file dff.v --
  1
                                        module dff(clk, rst, d, q, en);
   2
                                        parameter USE_EN = 1;
   3
                                        input clk, rst, d, en;
                                        output reg q;
   4
   5
                                   9
                                        always @(posedge clk) begin
   6
               1
   7
                                          if (rst)
   8
                                    4
                                            q <= 0;
   9
                                          else
                                             if(USE_EN)
   10
                                               if (en)
   11
   12
               1
                                    2
                                                 q <= d;
   13
                                               else
   14
               1
                                    2
                                                 q <= q;
   15
                                        end
   16
   17
                                        endmodule
```

ranch Coverage: Enabled Coverage	Active		ts		% Covered	
Branches	3		3		100.0	
	====Branch	Details				
ranch Coverage for file d	Ff.v					
	IF	Branch-				
7					coming in	to IF
7 1 11 1			4	17	(rst)	`
13 1			3		if (en else	)
ranch totals: 3 hits of 3	branches = 1	.00.0%	5		6126	
ondition Coverage:						
Enabled Coverage	Active			Misses	% Covered	
FEC Condition Terms pression Coverage:	0		0	0	100.0	
Enabled Coverage	Active		ed 		% Covered	
FEC Expression Terms	0		0		100.0	
SM Coverage:						
Enabled Coverage					% Covered	
					400.0	
FSMs					100.0	
States Transitions	0		0 0	0	100.0 100.0	
	0		0		100.0	
ogglo Covenago	-	-				
oggle Coverage: Enabled Coverage	Active	Hits	Miss	es % Cov	ered	
Toggle Bins	10					
	===Toggle Deta	ils====				
oggle Coverage for File dff.	v					
Line					0L->1H	
3		rst		2	2	
3		en		2	2	
3		d		2	2	
3		clk		2	2	
4		q		1	1	100.00

Total Node Count = 5
Toggled Node Count = 5
Untoggled Node Count = 0

Toggle Coverage = 100.0% (10 of 10 bins)

Total Coverage By File (code coverage only, filtered view): 100.0%