Which are processor, memory, and Ilo periphers.

E. S concepts

Notes

Notes

TEE Tagk

Compating system is a system that consists of three min conformats

which are processor, memory, and I/o peripheral

what is on Enelded system. An endedded system is a consting

system that has a delicated functions within larger mechanical system that has adelicated functions within larger mechanical or electrical system. It is ambedded as a last of a conslete device often including electrical, electronic and mechanika SYSten.

Come ting system confunents.

I Processor:


- Processor is the heart of an embedded system.
- It's responsible for Performing instructions.

2 Memory:

- The main Fretion is to- store program and the agreet data until they are needed
- Embedded staten Pro Dra ming instructions are stored on a real-out-merry (ROM) or Flagh menory chils.

3 Inpatloatet Piritheras:

- The main Function of TIO Peripherals is interacting with the feat time environment



Entedded system Insurertution techniques:

- There's two wass to inflement an embedded system:-

I SB (SYStin on bootd):

- sed for development these because it has the ability to be modified

2 SOC 6545+en on chil):

- It's used in Production Phase because it can't be modified.

Trestruction Set Archtictowe CTSA:

Trestruction Set is a table which has some needers to so recognite the instruction set is a table which has some needers to so its recognite that the instruction set is a table which has some needers to so recognite the instruction is a table which has some needers to so recognite the instruction is a table which has some needers to recognite the instruction operation, every processor has its own ISA that could be processed and executed by

· Every instruction set has its own with binost representation which is called "op code"

- Types:

1- conslex in truction set ar intectute (cisc)

the processor. I have the

2- Reduced instruction set architecture (RISC)

3- one Instruction set architecture (OISC)

4- Zero instruction set or chitecture (ZISC)

tion obsit the last ofertion occurs

RISC:

o In this ISA the instruction set has a Few instructions and Few hardware circuits to hardle operations.

CISCI

• In this ISA the imptruction set has an any instructions out many complex hardware circuits.

Processor register bank:

- special Purpose registers:
 - Program conter (PC);
- · This register sowes the Pointer voll

Pointing to Play h addresses.

Commented 61	PC	
one a torotically after Fotching the	IK	
recent instruction.	ACC	
rezem imperation.	Psw	
Interation registere TR):	et instr	
. This register is sel to stored the	GPA,	
Fetched in struction before decoling.		

- Accambater register (Acc):
 - executed in the ALU.
- = Process status words PSW);
 - This register has some FIRSS which express some in Formation about the fast oferation occured.

- General Purpose registers (GPRS):
 - Nigh-steed accessing variable that is defined by "register"

 Reyword by the user.


nemost the season and the

Types:

· Volatile menory: The Voltaile type of menory which Loses
its data when the applied voltage is removed like CRAM.

- Dynamic memory (DRAM);

- · This type of RAM is made of colonitors
- a long time to be Fully charged and refreshing circuit is necessary need to keep data away From Losing.



-Static RAM (SRAM): (SRAM)

- · This mode Free . F RAM is made of transistors.
- The main disadvantage of this type is that transistors have high cost, but main advantage is that they are very Fost because there's no need to recharge.
- · Non-volotile memory: The non-volotile removy is a type of nemory which keeps the data even it the applied-voltage is removed.

- Non-Volotile RAM ENVRANT-MASS

Power source to emble RAM to keeps its data when
the external power source is cet off, sinely by connecting
the RAM to a bottery.

escrete NVRAM: This technique makes use of brown-out I detector that can keep tracking the solly voltage at 1 the moment it senses a voltage brop indicating a ct off of system forcer it tells the Processor which in two will transfer all the data from the RAM to the Rom, but this technique is only applicable of the system has a Flash driver to emble the Processor to write in Rom.

- Kend only MEMORY (ROM):

- this minory is programmed by the Factor on 19, and of cosse it's the chader type.
- Programed by the wer, but only for one time.
- Exosoble programmble Rom (EPROM): This tyle can be
 Programed several times, but its data is exasted by whereviolet rows Cyuz.
 - * what hasterd to some missiles that F 34Pt inported during the was of 8th october may they live always as hereey in the heaven.
- Electrically Erogable Programmable Rom (EEPRON); This type can be programmed several times and its data can be crosed by electric signals.
- Flosh remoties: Flash memories are based on MosfET transistors
 with an additional 3 ate called Floating gate. This gate is

 Positioned between two isolation laders that enable it to store
 electrons even if the Power is cat-off.

MEMORY cycle

- At First processor sends a control chickotor habes sorry a control signof (0 => write, 1 => read) on the control bus, then it sends the address - stored in PC resister of the instruction to be fetched on the address bus, then the tota at this address will be trayfered to IK via the data bus then paged to ID CInstruction decoders to trayfer the trayfered to the fetched data.

Architecters

· Von-neumann architectore:

It's an architective that

yes connon boss for all

nemory system, meaning

that there is one control

bos, data bos and address by

For RAM, ROM and Ilo a

memory, so any cycle starts

CPu Data by postan

Data by pate

FFFFFF

-

-

-

-

the system -ill wait For it be Firsthed before starting another one.

· Harvard architecture:-

Harvard system or architecture
uses separate buses for all the
memory system meaning that turn
is control bus, Down bus, and
address bus for RAM and another
control bus, address bus, and dota
bus for ROM and another copy of
the three buses, but for the

Allrea by	D-ta
Data by	menory
	Allress but Duta bus

Ilo menosy, so if any cycle starts the system can start another without whiting for the first one to sixish.

Pile Lining

- In confuter science instruction piec Lining is a technique , For Incle menting Instruction level production with a single processor.

Pile Liners attents to keep every part of the processor by with some instruction by dividing incoming instructions into a series of sequential stell like a pile.

Fotch -> Decade -> Execte

Fetch -> Decode -> Execte