
TRN synthetic_control class: 1 count: 50
3
2
1
0
−1
−2
−3
0
10
20
30
40
50
60


TST synthetic_control class: 1 count: 50
2
1
0
−1
−2
−3
0
10
20
30
40
50
60