


## Lab3

Half Adder & Full Adder

## Half Adder







• A **Half Adder** is the simplest type of digital adder that takes two input values and produces a **sum output** and a **carry output**. Unlike a **Full Adder**, a Half Adder does not have a **carry-in** input.

#### **Truth Table for Half Adder**

| а | b | Sum (sum) | Carry (carry) |
|---|---|-----------|---------------|
| 0 | 0 | 0         | 0             |
| 0 | 1 | 1         | 0             |
| 1 | 0 | 1         | 0             |
| 1 | 1 | 0         | 1             |

## SystemVerilog Code for Half Adder



```
C: > Users > Maryam > Desktop > Lab > fulladder > @ halfadder.sv > ...
      module halfadder(
          input logic a, b, // 1-bit inputs
          output logic sum, // 1-bit sum output
  3
          output logic carry // 1-bit carry output
  4
  5
  6
          // Sum is XOR of inputs
          assign sum = a ^ b;
  8
  9
          // Carry is AND of inputs
 10
          assign carry = a & b;
 11
 12
       endmodule
 13
 14
```

#### Inputs:

a, b → These are single-bit binary numbers that will be added together.

#### **Outputs:**

sum → Stores the **sum** of the two input bits.

carry → Stores the **carry-out** generated when both inputs are 1.

- Sum Calculation (sum)
- The sum is calculated using the XOR ( ^ ) operator:

$$sum = a \oplus b$$

- Carry Calculation ( carry )
- The carry is calculated using the AND ( & ) operator:

$$carry = a \cdot b$$

```
C: > Users > Maryam > Desktop > Lab > fulladder > @ halfadder.sv > ...
       `timescale 1ns / 1ps
       module tb();
           // Input and Output Variables
  4
           logic a, b;
                             // Inputs
  5
           logic sum, carry; // Outputs
  6
           // Instantiate the Half Adder module
  8
           halfadder dut (
  9
               .a(a),
 10
 11
               .b(b),
               .sum(sum),
 12
               .carry(carry)
 13
           );
 14
 15
           // Monitor signal values during execution
 16
           initial begin
 17
               $monitor("Time: %0t | a = %b, b = %b | sum = %b, carry = %b",
 18
                       $time, a, b, sum, carry);
 19
           end
 20
 21
           // Apply all possible input combinations
 22
           initial begin
 23
               a = 0; b = 0; #10;
 24
               a = 0; b = 1; #10;
 25
               a = 1; b = 0; #10;
 26
               a = 1; b = 1; #10;
 27
 28
               // End of simulation
 29
               $finish;
 30
           end
 31
 32
       endmodule
 33
 34
```

#### Testbench Code




#### **Explanation of the Testbench**

- ✓ Variable Definitions:
- a, b are single-bit inputs.
- sum, carry are the outputs computed by the Half Adder.
- Instantiation of the Half Adder Module:
- halfadder dut (...) creates an instance of the main module and connects its inputs and outputs.
- Displaying Values During Execution:
- \$monitor(...) prints the values of a, b, sum, carry whenever a change occurs.
- Applying Test Cases for All Possible Conditions:
- The four possible input combinations (a, b) are tested:
  - (0,0), (0,1), (1,0), (1,1)
- A #10 delay is added between each change in values.
- Ending the Simulation:
- After testing all cases, \$finish; is executed to stop the simulation.







#### **Expected Output (Simulation Log)**


```
Time: 0 | a = 0, b = 0 | sum = 0, carry = 0

Time: 10 | a = 0, b = 1 | sum = 1, carry = 0

Time: 20 | a = 1, b = 0 | sum = 1, carry = 0

Time: 30 | a = 1, b = 1 | sum = 0, carry = 1
```

# Full Adder



### **Full Adder Truth Table**



#### **Full Adder Truth Table**


|   | а | b | С | Sum (s) | Carry (cout) |
|---|---|---|---|---------|--------------|
| 1 | 0 | 0 | 0 | 0       | 0            |
| 2 | 0 | 0 | 1 | 1       | 0            |
| 3 | 0 | 1 | 0 | 1       | 0            |
| 4 | 0 | 1 | 1 | 0       | 1            |
| 5 | 1 | 0 | 0 | 1       | 0            |
| 6 | 1 | 0 | 1 | 0       | 1            |
| 7 | 1 | 1 | 0 | 0       | 1            |
| 8 | 1 | 1 | 1 | 1       | 1            |

## SystemVerilog Code for Full Adder



```
C: > Users > Maryam > Desktop > Lab > fulladder > ≡ fulladder.sv
      module fulladder(
          input logic a, b, c,
          output logic s, cout
  3
  4
          // Sum calculation using XOR
  6
          assign s = a \wedge b \wedge c;
  8
          // Carry-out calculation using AND & OR gates
  9
          assign cout = (a \& b) | (a \& c) | (b \& c);
 10
 11
      endmodule
 12
 13
```

 $sum = a \oplus b \oplus cin$  carry = a.b + b.cin + cin.a



```
≡ fulladder_tb.sv ×
```

```
C: > Users > Maryam > Desktop > Lab > fulladder > ≡ fulladder_tb.sv
      timescale 1ns / 1ps
  2
  3
      module tb();
  4
  5
          // Input and Output Variables
          logic a, b, c; // Inputs
  6
           logic s, cout; // Outputs
  8
           // Instantiating the Full Adder module
  9
           fulladder dut (
 10
               .a(a),
 11
               .b(b),
 12
               .c(c),
 13
               .s(s),
 14
 15
               .cout(cout)
           );
 16
 17
           // Displaying signal values during execution
 18
           initial begin
 19
               $monitor("Time: %0t | a = %b, b = %b, c = %b | s = %b, cout = %b",
 20
                       $time, a, b, c, s, cout);
 21
 22
           end
 23
 24
           // Applying all possible input combinations
           initial begin
 25
 26
              a = 0; b = 0; c = 0; #10;
 27
              a = 0; b = 0; c = 1; #10;
 28
              a = 0; b = 1; c = 0; #10;
              a = 0; b = 1; c = 1; #10;
 29
 30
              a = 1; b = 0; c = 0; #10;
 31
              a = 1; b = 0; c = 1; #10;
 32
              a = 1; b = 1; c = 0; #10;
              a = 1; b = 1; c = 1; #10;
 33
 34
              // End of simulation
 35
              $finish;
 36
 37
           end
 38
      endmodule
 39
```


40

### Testbench Code










## Implementation of Full Adder using Half Adders



A Full Adder can be implemented using two Half Adders and an OR gate. With this logic circuit, two bits can be added together, taking a carry from the next lower order of magnitude, and sending a carry to the next higher order of magnitude



## Assignment: Implementing a Full Adder Using Two Half Adders

For the next assignment, please design a Full Adder using two Half Adders, as shown in the provided diagram.

|  | Your | imp] | lementation | should | include |
|--|------|------|-------------|--------|---------|
|--|------|------|-------------|--------|---------|

- ☐ SystemVerilog Code for the Full Adder using two Half Adders.
- ☐ Testbench to verify the functionality.
- ☐ Truth Table covering all possible input combinations and expected outputs.
- ☐ Waveform Simulation to confirm correct operation.

Please ensure that your design follows the given structure and provides accurate results.