

we aim to design and implement the combinational circuit for the following equation: y = -a & -b & -c + a & -b & -c + a & -b & -c;



- Implementation Steps:
- Create a truth table to examine all possible inputs and outputs.
- Implement this equation in Verilog, defining the inputs and outputs.
- Write a testbench to simulate and verify the circuit's functionality.
- Observe the **simulation results** to ensure the circuit operates correctly.

а	b	С	~a	~b	~c	~a & ~b & ~c	a & ~b & ~c	a & ~b	& с	У
0	0	0	1	1	1	1	Θ		0	1
0	0	1	1	1	0	0	Θ		0	0
Θ	1	0	1	0	1	0	Θ		Θ	0
Θ	1	1	1	0	0	0	Θ		Θ	0
1	0	0	0	1	1	0	1		0	1
1	0	1	0	1	0	0	Θ		1	1
1	1	0	0	0	1	0	Θ		Θ	0
1	1	1	0	0	0	0	Θ		0	0

TESTBENCH

Testbench for Combinational Circuit Simulation

This Verilog **testbench** is designed to verify the functionality of the combinational circuit implemented in **example.sv**. It applies a set of predefined input waveforms and observes the corresponding output.

Key Components:

- Instantiation of DUT (Device Under Test):
- The example module is instantiated and connected to test signals.
- Inputs: a, b, c
- Output: y

Waveform Generation:

- The initial block defines the input test cases, applying different values to a, b, and c at specific time steps to match the required simulation waveform.
- The testbench covers all relevant input transitions to validate circuit behavior.

Output Monitoring:

• The \$monitor statement continuously prints the values of a , b , c , and y with timestamps, helping to track changes in real-time.

```
C: > Users > Maryam > Desktop > Lab > = example_tb.sv
      `timescale 1ns / 1ps
      module tb ();
         // Signal declarations
                      // Input a
         logic a;
         logic b;
                     // Input b
         logic c;
                     // Input c
         logic y;
                      // Output y
  8
         // Instantiate the Device Under Test (DUT)
  9
         example dut (
 10
              .a(a),
 11
              .b(b),
 12
              .c(c),
 13
              y(y)
 14
 15
 16
         // Generate waveform to match the simulation output
 17
         initial
 18
           begin
 19
              // Initialize inputs
 20
 21
              a = 0; b = 0; c = 0;
 22
              // Generate a waveform that matches the given output
 23
 24
              #10 c = 1;
              #20 b = 1; c = 0;
 25
 26
              #10 c = 1;
              #20 a = 1; b = 0; c = 0;
 27
 28
              #10 c = 1;
              #20 b = 1; c = 0;
 29
 30
              #10 c = 1;
 31
              // End simulation
 32
              #20;
              $finish;
 33
 34
            end
         // Monitor outputs
 35
         initial
 36
 37
            begin
              monitor(Time=\%) | b=\% | c=\% | y=\%, $time, a, b, c, y)
 38
 39
            end
      endmodule
```

```
if [file exists work] {
    vdel -all
vlib work
# compile source files
vlog example.sv example tb.sv
# start and run simulation
vsim -voptargs=+acc work.tb
view list
view wave
-- display input and output signals as hexidecimal values
# Diplays All Signals recursively
add wave -hex -r /tb/*
# add wave -noupdate -divider -height 32 "Datapath"
# add wave -hex /tb/dut/part1/*
# add wave -noupdate -divider -height 32 "Control"
 add wave -hex /tb/dut/part2/*
# add wave -noupdate -divider -height 32 "Note for Speaker"
# add wave -hex /tb/dut/part1/note1/*
     wave -hex /tb/dut/part1/note2/*
# add wave -hex /tb/dut/part1/note3/*
# add wave -hex /tb/dut/part1/note4/*
add list -hex -r /tb/*
add log -r /*
-- Set Wave Output Items
TreeUpdate [SetDefaultTree]
WaveRestoreZoom {0 ps} {75 ns}
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
-- Run the Simulation
run 250 ns
```





- Compiles the Verilog files (example.sv and example tb.sv).
- Loads the testbench for simulation.
- Displays all relevant signals in waveform format.
- Runs the simulation for 250 ns to observe circuit behavior.

This script ensures a **fully automated process** for running and analyzing a **Verilog-based simulation** in **ModelSim/QuestaSim**.


VSIM -DO NAME.DO _C

- Typically, you will also run SV in two modes
 - Text-based: vsim -do file.do -c
 - Graphical: vsim -do file.do
- Graphical should be used to figure out specific problems and may involve examining signals very closely.
- . This is not easy and takes a load of practice, but I personally do not think it is that difficult.
- The key is to use your brain on figuring out what things "should" be.









- 1. Wave window finds where you want to examine something.
- The sim window examines your hierarchy from the DUT by instance names.
- 3. The Objects shows what the signals are at that that time instance.
- The transcript window indicates messages and where you can interact with commands
- Not all items may be visible unless those signals are indicated *within* the DO file!.
- There are many cool interfaces within this environment that I am not 100% sure of – but I know they leverage much of software and can be made quite powerful!