Transaction-Level Models of Systems-on-a-Chip Can they be Fast, Correct and Faithful?

Matthieu Moy

Verimag (Grenoble INP) Grenoble, France

September 2012




Outline

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- Verification of SystemC/TLM
- Mon-functional Properties in TLM
- Conclusion


Outline

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Non-functional Properties in TLM
- Conclusion

Modern Systems-on-a-Chip




Modern Systems-on-a-Chip








Traditional Design-Flow




Traditional Design-Flow










Traditional Transaction-Level Design-Flow Model based Specification, Specification, Algorithm Algorithm TLM Model RTL Design RTL Design Software Development Synthesis Synthesis Integration Factory Factory Software Development Validation Integration Validation



The Transaction Level Model: Principles and Objectives

A high level of abstraction, that appears early in the design-flow

The Transaction Level Model: Principles and Objectives

A high level of abstraction, that appears early in the design-flow


- A virtual prototype of the system, to enable
 - Early software development
 - Integration of components
 - Architecture exploration
 - Reference model for validation
- Abstract implementation details from RTL
 - ► Fast simulation (≃ 1000x faster than RTL)
 - ▶ Lightweight modeling effort (≃ 10x less than RTL)

Content of a TLM Model


A first definition

- Model what is needed for Software Execution:
 - Processors
 - Address-map
 - Concurrency
- ... and only that.
 - No micro-architecture
 - No bus protocol
 - No pipeline
 - No physical clock






An example TLM Model



Performance of TLM





Transaction-Level Models of SoCs


Reference for Hardware Validation




Reference for Hardware Validation









Reference for Hardware Validation









Reference for Hardware Validation












Reference for Hardware Validation







Unmodified









Reference for Hardware Validation





Unmodified








Content of a TLM Model

A richer definition

- Timing information
 - May be needed for Software Execution
 - Useful for Profiling Software

- Power and Temperature
 - Validate design choices
 - Validate power-management policy







Timing, Power consumption, Temperature Estimation



Timing, Power consumption, Temperature Estimation



Timing, Power consumption, Temperature Estimation



Summary: Expected Properties of TLM Programs


SystemC/TLM Programs should

- Simulate fast.
- Satisfy correctness criterions,
- Reflect faithfully functional and non-functional properties of the actual system.

Outline

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Non-functional Properties in TLM
- Conclusion

SystemC: Simple Example



```
SC_MODULE (not_gate) {
                                   int sc_main(int argc, char **argv) {
    sc in<bool> in;
                                       // Elaboration phase (Architecture)
    sc out < bool > out;
                                       // Instantiate modules ...
                                       not_gate n1("N1");
    void compute (void) {
                                       not gate n2("N2");
        // Behavior
                                       sc signal <bool> s1. s2:
        bool val = in.read();
                                       // ... and bind them together
        out.write(!val);
                                       n1.out.bind(s1);
                                       n2.out.bind(s2);
                                       nl.in.bind(s2);
                                       n2.in.bind(s1);
    SC_CTOR(not_gate) {
        SC METHOD (compute):
        sensitive << in;
                                       // Start simulation
                                       sc_start(100, SC_NS);
                                       return 0;
};
```

Compiling SystemC

```
$ g++ example.cpp -lsystemc
$ ./a.out
```

... end of section?

Compiling SystemC

```
$ g++ example.cpp -lsystemc
$ ./a.out
```

But ...

- C++ compilers cannot do SystemC-aware optimizations
- C++ analyzers do not know SystemC semantics

This section

- Compilation of SystemC/TLM
 - Front-end
 - Optimization and Fast Simulation

SystemC Front-End

In this talk: Front-end = "Compiler front-end" (AKA "Parser")



Intermediate Representation = Architecture + Behavior

SystemC Front-Ends

- When you don't need a front-end:
 - Main application of SystemC: Simulation
 - Testing, run-time verification, monitoring...

SystemC Front-Ends

- When you don't need a front-end:
 - Main application of SystemC: Simulation
 - ► Testing, run-time verification, monitoring...
 - ⇒ No reference front-end available on http://systemc.org/

SystemC Front-Ends

- When you don't need a front-end:
 - Main application of SystemC: Simulation
 - Testing, run-time verification, monitoring...
 - ⇒ No reference front-end available on http://systemc.org/
- When you do need a front-end:
 - Symbolic formal verification, High-level synthesis
 - Visualization
 - Introspection
 - SystemC-specific Compiler Optimizations
 - Advanced debugging features

Challenges and Solutions with SystemC Front-Ends

- ① C++ is complex (e.g. clang $\approx 200,000 \text{ LOC}$)
- Architecture built at runtime, with C++ code

```
SC_MODULE (not_gate) {
                                   int sc_main(int argc, char **argv) {
    sc in<bool> in;
                                       // Elaboration phase (Architecture)
    sc_out<bool> out;
                                       not_gate n1("N1");
    void compute (void) {
                                       not_gate n2("N2");
        // Behavior
                                       sc signal <bool> s1, s2;
        bool val = in.read():
                                       // Binding
        out.write(!val);
                                       n1.out.bind(s1);
                                       n2.out.bind(s2);
                                       n1.in.bind(s2);
    SC CTOR (not gate) {
                                       n2.in.bind(s1);
        SC_METHOD (compute);
        sensitive << in;
                                       // Start simulation
                                       sc start(100, SC NS); return 0;
};
```

Challenges and Solutions with SystemC Front-Ends

- ① C++ is complex (e.g. clang \approx 200,000 LOC) → Write a C++ front-end or reuse one (g++, clang, EDG, ...)
- Architecture built at runtime, with C++ code → Analyze elaboration phase or execute it

```
SC_MODULE (not_gate) {
                                   int sc_main(int argc, char **argv) {
    sc in<bool> in;
                                       // Elaboration phase (Architecture)
    sc_out<bool> out;
                                       not_gate n1("N1");
    void compute (void) {
                                       not_gate n2("N2");
        // Behavior
                                       sc signal <bool> s1, s2;
        bool val = in.read():
                                       // Binding
        out.write(!val);
                                       n1.out.bind(s1);
                                       n2.out.bind(s2);
                                       n1.in.bind(s2);
    SC CTOR (not gate) {
                                       n2.in.bind(s1);
        SC_METHOD (compute);
        sensitive << in:
                                       // Start simulation
                                       sc start(100, SC NS); return 0;
};
```

Challenges and Solutions with SystemC Front-Ends

- ① C++ is complex (e.g. clang \approx 200,000 LOC) → Write a C++ front-end or reuse one (g++, clang, EDG, ...)
- Architecture built at runtime, with C++ code → Analyze elaboration phase or execute it

```
int sc_main(in argc, char **argv) {
SC_MODULE(nd _gate) {
    sc in <bd | l > in;
                                      // Elaborat \ \ phase (Architecture)
    sc out<
            bl> out;
                                     not gate n1(")
                                     not_q Dynamic Approaches
    void co
            ute (void) {
                                     navior
                    n.read():
                                     // Binding
     Static Approaches
                                     n1.out.bind(s1);
                                     n2.out.bind(s2);
                                     n1.in.bind(s2);
    SC CTOR (not gate)
                                     n2.in.bind(s1);
        SC_METHOD (compute);
        sensitive << in:
                                     // Start simulation
                                     sc start(100, SC NS); return 0;
};
```

Dealing with the architecture

When it becomes tricky...

```
int sc_main(int argc, char **argv) {
    int n = atoi(argv[1]);
    int m = atoi(argv[2]);
    Node array[n][m];
    for (int i = 0; i < n; i++) {
        for (int j = 0; j < m; j++) {
            array[i][j]
                = new Node(...);
    sc start (100, SC NS);
    return 0;
```

When it becomes tricky...

Static approach: cannot deal with such code

Compilation

Dynamic approach: can extract the architecture for individual instances of the system

```
int sc_main(int argc, char **argv) {
    int n = atoi(argv[1]);
    int m = atoi(argv[2]);
    Node arrav[n][m]:
    for (int i = 0; i < n; i++) {
        for (int j = 0; j < m; j++) {
            array[i][j]
                = new Node(...);
    sc start (100, SC NS);
    return 0;
```

Dealing with the architecture

When it becomes very tricky...

```
void compute(void) {
    for (int i = 0; i < n; i++) {
        ports[i].write(true);
```

Dealing with the architecture

When it becomes very tricky...

 One can unroll the loop to let i become constant.

Compilation

 Undecidable in the general case.

```
void compute(void) {
    for (int i = 0; i < n; i++) {
        ports[i].write(true);
```


The beginning: Pinapa

AKA "my Ph.D's front-end"


- Pinapa's principle:
 - Use GCC's C++ front-end
 - Compile, dynamically load and execute the elaboration (sc_main)
- Pinapa's drawbacks:
 - Uses GCC's internals (hard to port to newer versions)
 - ▶ Hard to install and use, no separate compilation
 - Ad-hoc match of SystemC constructs in AST
 - ► AST Vs SSA form in modern compilers

oCs and TLM Compilation Verification Non-functional Conclusion

LLVM: Low Level Virtual Machine




- Clean API
- Clean SSA intermediate representation
- Many tools available




oCs and TLM Compilation Verification Non-functional Conclusion


LLVM: Low Level Virtual Machine



- Clean API
- Clean SSA intermediate representation
- Many tools available




PinaVM: Enriching the bitcode





PinaVM: Enriching the bitcode




Summary


- PinaVM relies on executability (JIT Compiler) for execution of:
 - ▶ elaboration phase (≈ like Pinapa)
 - sliced pieces of code
- Open Source: http://forge.imag.fr/projects/pinavm/
- Still a prototype, but very few fundamental limitations
- ullet pprox 3000 lines of C++ code on top of LLVM
- Experimental back-ends for
 - Execution (Tweto)
 - Model-checking (using SPIN)


SoCs and TLM Compilation Verification Non-functional Conclusion


This section


- Compilation of SystemC/TLM
 - Front-end
 - Optimization and Fast Simulation












- Many costly operations for a simple functionality
- Work-around: backdoor access (DMI = Direct Memory Interface)
 - CPU get a pointer to RAM's internal data
 - Manual, dangerous optimization





- Many costly operations for a simple functionality
- Work-around: backdoor access (DMI = Direct Memory Interface)
 - CPU get a pointer to RAM's internal data
 - Manual, dangerous optimization


Can a compiler be as good as DMI, automatically and safely?


Basic Ideas


- Do statically what can be done statically ...
- ... considering "statically" = "after elaboration"
- Examples:
 - Virtual function resolution
 - Inlining through SystemC ports
 - Static address resolution





















- Possible optimizations:
 - ▶ Replace call to socket.write() with RAM.write()
 - Possibly inline it











SoCs and TLM Compilation Verification Non-functional Conclusion


Outline

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- Verification of SystemC/TLM
- 4 Non-functional Properties in TLM
- Conclusion

Encoding Approaches









- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton


- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton




- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton



- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton




- Translation = Parse the source code, generate an automaton
- Direct semantics = Read the specification, instantiate an automaton





The SystemC scheduler


- Non-preemptive scheduler
- Non-deterministic processes election




(+ 1 automaton per process to reflect its state)









SystemC to Spin: encoding events

notify/wait for event E^k:

```
p::notify(E^k):
p::wait(E^k):
                              \forall i \in P | W_i == K
  W_{D} := k
                                    W_i := 0
  blocked(W_p == 0)
```

• W_p : integer associated to process p. $W_p = k \Leftrightarrow$ "process p is waiting for event E^k ".

SystemC to Spin: encoding time and events

Transaction-Level Models of SoCs

- discrete time
- a deadline variable T_p is attached to each process p T_p = next execution time for process p

p::wait(d): $T_p := T_p + d$ $\operatorname{blocked}(T_p == \min_{i \in P} (T_i))$

"Set my next execution time to now + d and wait until the current execution time reaches it"

SystemC to Spin: encoding time and events


- discrete time
- a deadline variable T_p is attached to each process p T_p = next execution time for process p


```
p::wait(d):
    T_{D}:=T_{D}+d
   blocked(T_p == \min_{\substack{i \in P \\ \mathbf{W}_i == \mathbf{0}}} (T_i))
```

"Set my next execution time to now + d and wait until the current execution time reaches it"

```
p::notify(E^k):
p::wait(E^k):
                             \forall i \in P | W_i == K
  W_0 := K
                                    W_i := 0
  blocked(W_p == 0)
                                    T_i := T_p
```

SystemC to Spin: results






SoCs and TLM Compilation Verification Non-functional Conclusion

Outline


- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- Non-functional Properties in TLM
- Conclusion


This section


- Mon-functional Properties in TLM
 - Time and Concurrency
 - jTLM
 - Parallelization: jTLM and SC-DURING
 - Power and Temperature Estimation















iTLM: goals and peculiarities

- ¡TLM's initial goal: define "TLM" independently of SystemC
 - Not cooperative (true parallelism)
 - Not C++ (Java)
 - No δ-cycle
- Interesting features
 - ► Small and simple code (≈ 500 LOC)
 - Nice experimentation platform
- Not meant for production

Simulated Time Vs Wall-Clock Time



oCs and TLM Compilation Verification Non-functional Con

(Simulated) Time in SystemC and jTLM

Transaction-Level Models of SoCs




```
SystemC
```

Process A:


```
//computation
f();
//time taken by f
wait (20, SC NS);
```

Transaction-Level Models of SoCs



Process A:

```
//computation
f();
//time taken by f
wait (20, SC NS);
```




Process A:

```
//computation
f();
//time taken by f
wait (20, SC NS);
```

```
g()
   awaitTime
Ρ
```

Process P:

g(); awaitTime(20);




Process A:

```
//computation
f();
//time taken by f
wait (20, SC NS);
```

```
g()
   awaitTime
                   h()
Ρ
```

Process P:

```
q();
awaitTime(20);
consumesTime(15) {
 h();
```



Process A:

```
//computation
f();
//time taken by f
wait (20, SC NS);
```


```
g()
    awaitTime
                     h()
Ρ
       i()
                             j()
Q
```

Process P:

```
g();
awaitTime(20);
consumesTime(15) {
 h();
```

Time à la SystemC: awaitTime (T)

- By default, time does not elapse ⇒ instantaneous tasks
- awaitTime(T): suspend and let other processes execute for T time units



f(); // instantaneous awaitTime(20);

Task with Known Duration: consumesTime (T)

Semantics:

- Start and end dates known
- Actions contained in task spread in between

Advantages:

- Model closer to actual system
- Less bugs hidden
- Better parallelization

```
Nall-clock time
         Simulated time
                    40
consumesTime(15) {
     f1();
     f2();
     f3();
consumesTime(10) {
     q();
```

Addressing the Faithfulness Issue: Exposing Bugs

Example bug: mis-placed synchronization:

```
imgReady = true;
                      while (!imgReady)
awaitTime(5);
                          awaitTime(1);
writeIMG();
                      awaitTime(10);
awaitTime(10);
                      readIMG();
```

⇒ bug never seen in simulation

Addressing the Faithfulness Issue: Exposing Bugs

Example bug: mis-placed synchronization:

```
while (!imgReady)
imgReady = true;
awaitTime(5);
                          awaitTime(1);
writeIMG();
                      awaitTime(10);
awaitTime(10);
                      readIMG();
```

⇒ bug never seen in simulation

```
consumesTime(15) {
                          while(!imgReady)
    imgReady = true;
                              awaitTime(1);
    writeIMG();
                          awaitTime(10);
                          readIMG();
```

Transaction-Level Models of SoCs


⇒ strictly more behaviors, including the buggy one


```
Current
     instant
         P, Q, R
Process P:
                                           Process R:
                      Process Q:
```


```
▶f();
 awaitTime(50);
```


```
►h();
 awaitTime(30);
 q();
 awaitTime(30);
```


```
▶i();
 awaitTime (90);
```











```
Process P:
 f();
```

```
▷awaitTime(50);
```

```
awaitTime(30);
```

```
▶q();
 awaitTime(30);
```

▷awaitTime(90);

SoCs and TLM Compilation Verification Non-functional Conclusion

Time Queue and consumesTime (T)

What about consumes Time (T)?



```
Current
instant
     P, Q, R
```

```
Process P:
```

h();


```
▶f();
 consumesTime(50){ awaitTime(30);
   g();
```

Process Q:


```
▶i();
 j();
 consumesTime(30){
   k();
```


Process R:


```
▶1();
 awaitTime(90);
```





```
Current
     instant
           Q, R
                                     Р
Process P:
                      Process Q:
                                            Process R:
 f();
                      ▶i();
                                            ▶1();
 consumesTime(50){    awaitTime(30);
                                             awaitTime(90);
 g();
                       j();
                       consumesTime(30){
 h();
                         k();
```



















Transaction-Level Models of SoCs



SoCs and TLM Compilation Verification Non-functional Conclusion


Parallelization



jTLM's Semantics

 Simultaneous tasks run in parallel

Parallelization




jTLM's Semantics

- Simultaneous tasks run in parallel
- Non-simultaneous tasks don't

Parallelization

Transaction-Level Models of SoCs




jTLM's Semantics

- in parallel
- Non-simultaneous tasks don't
- Overlapping tasks do

Simultaneous tasks run

Parallelization



iTLM's Semantics


- in parallel
- Non-simultaneous tasks don't
- Overlapping tasks do

Simultaneous tasks run

- Back to SystemC:
 - ▶ Parallelizing within δ -cycle = great if you have clocks
 - Simulated time is the bottleneck with quantitative/fuzzy time

Non-functional

Parallelization



iTLM's Semantics

- in parallel
- Non-simultaneous tasks don't
- Overlapping tasks do

Simultaneous tasks run


- Back to SystemC:
 - ▶ Parallelizing within δ -cycle = great if you have clocks
 - Simulated time is the bottleneck with quantitative/fuzzy time

Can we apply the idea of duration to SystemC?

Transaction-Level Models of SoCs

SC-DURING: the Idea

- Goal: allow during tasks in SystemC
 - Without modifying SystemC
 - Allowing physical parallelism
- Idea: let SystemC processes delegate computation to a separate thread



```
pthread ————
```

1

1

(3)

SC-DURING: Sketch of Implementation

```
void during(sc core::sc time duration,
      boost::function<void()> routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
         during(5, f);
       В
```

pthread ———

```
void during(sc core::sc time duration,
      boost::function<void()> routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
          during(5, f);
       В
          create
          thread
  pthread
                     routine
```

1

2

(3)

```
void during(sc core::sc time duration,
      boost::function<void() > routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
          during(5, f);
       В
              (1)
                     wait(d)
          create
          thread
  pthread
                      routine
```

1

2

(3)

```
void during(sc core::sc time duration,
      boost::function<void() > routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
          during(5, f);
       В
              (1)
                     wait(d)
          create
          thread
  pthread
                      routine
```

1

2

(3)

```
void during(sc core::sc time duration,
      boost::function<void()> routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
          during(5, f);
       В
               (1)
                                  (3)
                     wait(d)
                                  join
          create
          thread
                                  thread
  pthread
                      routine
```

1

2

3

```
void during(sc core::sc time duration,
      boost::function<void()> routine) {
  boost::thread t(routine); // create thread
  sc_core::wait(time); // let SystemC execute
  t.join(); // wait for thread completion
          during(5, f);
       В
               (1)
                                  (3)
                     2 wait(d)
                                  join
           create
          thread
                                  thread
  pthread
                      routine
```

1

2

3

SC-DURING: Synchronization

extra_time(t): increase current task duration



SC-DURING: Synchronization

extra_time(t): increase current task duration



catch up(t): block task until SystemC's time reaches the end of the current task

```
while (!c) {
    extra_time(10, SC_NS);
    catch_up(); // ensures fairness
```

SC-DURING: Synchronization

extra_time(t): increase current task duration




```
while (!c) {
    extra_time(10, SC_NS);
    catch_up(); // ensures fairness
}
```

sc_call(f): call function f in the context of SystemC

```
e.notify(); // Forbidden in during tasks
sc_call(e.notify()); // OK (modulo syntax)
```

SoCs and TLM Compilation Verification Non-functional Conclusion

SC-DURING: Actual Implementation



Strategies:


SEQ Sequential (= reference)

THREAD Thread created/destroyed each time

POOL Pre-allocated thread pool

ONDEMAND Thread created on demand and reused later

SC-DURING: Results



SC-DURING and jTLM: Conclusion

- New way to express concurrency in the platform
- Allows parallel execution of loosely-timed systems
- Exposes more bugs (faithfulness Vs correction)

This section


- Mon-functional Properties in TLM
 - Time and Concurrency
 - jTLM
 - Parallelization: jTLM and SC-DURING
 - Power and Temperature Estimation

Power estimation in TLM: Power-state Model



```
// SystemC thread
void compute() {
    while (true) {
        f();
        wait (10, SC MS);
        wait (irq);
```


Power estimation in TLM: Power-state Model



```
// SystemC thread
void compute() {
    while (true) {
        set state("run");
        f();
        wait (10, SC_MS);
        set state("idle");
        wait(irg);
```

- Consumption depends on:
 - Activity state (switching activity inside component)
 - Electrical state (voltage, frequency)


Power estimation in TLM: Power-state Model





```
// SystemC thread
void compute() {
    while (true) {
        set state("run");
        f();
        wait (10, SC_MS);
        set state("idle");
        wait(irg);
```


- Consumption depends on:
 - Activity state (switching activity inside component)
 - Electrical state (voltage, frequency)
 - Traffic (stimulation by other components)


Traffic Models
























SystemC and Temperature Solver Cosimulation



Functionality can depend on non-functional data (e.g. validate power-management policy)

SoCs and TLM Compilation Verification Non-functional Conclusion

Outline

- Introduction: Systems-on-a-Chip, Transaction-Level Modeling
- Compilation of SystemC/TLM
- 3 Verification of SystemC/TLM
- 4 Non-functional Properties in TLM
- Conclusion

pCs and TLM Compilation Verification Non-functional Conclusion

Conclusion

Transaction-Level Models of Systems-on-a-Chip Can they be Fast, Correct and Faithful?

Conclusion

Fast

- Optimized compiler
- Parallelization techniques
- High abstraction level (Loose Timing)

Correct

Formal verification

Faithful

- More ways to express concurrency
- Preserve Faithfulness of Temperature Models for Loose Timing

Conclusion

Fast

- Optimized compiler
- Parallelization techniques
- High abstraction level (Loose Timing)

Correct

- Formal verification
- Runtime Verification

Faithful

- More ways to express concurrency
- Preserve Faithfulness of Temperature Models for Loose Timing
- Semantics for timed systems
- Refinement techniques from functional to timed models

SoCs and TLM Compilation Verification Non-functional Conclusion

Questions?



Sources



http://en.wikipedia.org/wiki/File:Diopsis.jpg (Peter John Bishop, CC Attribution-Share Alike 3.0 Unported)



http://www.fotopedia.com/items/flickr-367843750 (oskay@fotopedia, CC Attribution 2.0 Generic)