# Introduction to SystemC

#### Deian Tabakov

Rice University Houston, TX

September 10, 2007



#### The brave new world

- Time-to-market: This year's gadgets must replace last year's
  - Shorter design cycles
  - Find and fix most bugs early
  - Early prototyping and design exploration
  - Design software and hardware in parallel
  - Complexity: Designing in the age of the iPhone
    - Moore's Law
    - SoC: Hardware + software on a single die
    - Concurrent systems
    - IP development, reuse, exchange
    - Specifying systems

#### Toward a new language: desiderata

- Specification and design at various levels of abstraction
- Executable specification
- Executable platform models
- Fast simulation speed
- Separating communication from computation
- Easy to learn
- Object-oriented.

#### Toward a new language: desiderata

- Specification and design at various levels of abstraction
- Executable specification
- Executable platform models
- Fast simulation speed
- Separating communication from computation
- Easy to learn
- Object-oriented.



### SystemC in a nutshell

- A "system-level" modeling language
  - Several levels of abstraction (from purely functional to cycle accurate pin-accurate)
  - Special attention to systems with embedded software

### SystemC in a nutshell

- A "system-level" modeling language
  - Several levels of abstraction (from purely functional to cycle accurate pin-accurate)
  - Special attention to systems with embedded software
- A library of C++ templates and classes for modeling concurrent systems
  - Hardware-oriented data types
  - Communication mechanism
  - Concurrency model

## SystemC in a nutshell

- A "system-level" modeling language
  - Several levels of abstraction (from purely functional to cycle accurate pin-accurate)
  - Special attention to systems with embedded software
- A library of C++ templates and classes for modeling concurrent systems
  - Hardware-oriented data types
  - Communication mechanism
  - Concurrency model
- An event-driven simulation kernel for executing models
- Available for free (Windows + Linux)




Figure: NAND gate

```
#include "systemc.h"
sc_in<bool> A, B; // input signal ports
 sc_out<bool> F; // output signal ports
 void do_it() { // a C++ function
   F.write( !(A.read() && B.read()) );
 }
 SC_CTOR(nand) { // constructor for the module
   SC_METHOD(do_it); // register do_it() w/ kernel
   sensitive << A << B; // sensitivity list
};
```




Figure: EXOR gate

```
Example (exor.h)
#include "nand.h"
SC_MODULE(exor) {
  sc_in<bool> A, B;
  sc_out<bool> F;
  nand n1, n2, n3, n4;
  sc_signal <bool > S1, S2, S3;
  SC_CTOR(exor) : n1("N1"), n2("N2"), n3("N3"), n4("N4") {
    n1.A(A);
    n1.B(B);
    n1.F(S1);
    n2 << A << S1 << S2;
    n3(S1);
    n3(B);
    n3(S3);
    n4 << S2 << S3 << F;
};
```




Figure: Test Bench

#### Example (stim.h)

```
#include "systemc.h"
SC_MODULE(stim) {
  sc_out<bool> A, B;
  sc_in<bool> Clk;
 void StimGen() {
    A.write(false);
   B.write(false);
    wait();
                          // wait for the next clock tick
   A.write(false);
   B.write(true);
                          // wait for the next clock tick
    wait();
    sc_stop();
                          // notify kernel to stop simulation
  SC_CTOR(stim) {
    SC_THREAD(StimGen);
    sensitive << Clk.pos();
```

```
Example (mon.h)
#include "systemc.h"
SC_MODULE(mon) {
  sc_in<bool> A, B, F;
  sc_in_clk Clk;
  void Monitor() {
    while(1) {
      wait();
      cout << sc_time_stamp() << "\t" << A.read()</pre>
           << " " << B.read() << " " << F.read() << endl;
  SC_CTOR(mon) {
    SC_THREAD(Monitor);
    sensitive << Clk.pos();
    cout << "Time\tA B F" << endl;</pre>
};
```

```
Example (Putting it all together)
#include "stim.h"
#include "exor.h"
#include "mon.h"
int sc_main(int argc, char* argv[]) {
  sc_signal<bool> ASig, BSig, FSig;
  sc clock TestClk("TestClock", 10, SC NS, 0.5):
  stim Stim1("Stimulus"):
                               mon Monitor1("Monitor"):
  Stim1.A(ASig);
                               Monitor1.A(ASig);
  Stim1.B(BSig);
                               Monitor1.B(BSig);
                               Monitor1.F(FSig);
  Stim1.Clk(TestClk);
                               Monitor1.Clk(TestClk);
  exor DUV("exor"):
                                                          Design under verification
  DUV.A(ASig);
  DUV.B(BSig);
  DUV.F(FSig);
                                              Stimulus
                                              Generator
  sc_start(); // run forever
  return 0:
```

# Example (Putting it all together) #> ./sandbox SystemC 2.1.v1 --- Jun 13 2007 04:39:21 Copyright (c) 1996-2005 by all Contributors ALL RIGHTS RESERVED Time ABF 0 s 0 0 1 10 ns 0 1 1 20 ns 1 0 1 30 ns 1 1 0 SystemC: simulation stopped by user. #>

Modules: the building blocks of SystemC models

- Hierarchy
- Abstraction
- IP reuse




Figure: SC\_MODULE

Modules: the building blocks of SystemC models

# Example (Structure of a module)

```
SC_MODULE(Module_name) {
  // Declare ports, internal data, etc.
  // Declare and/or define module functions
  SC_CTOR(Module_name) {
    // Body of the constructor
    // Process declarations and sensitivities
    SC_METHOD(function1);
    sensitive << input1 << input2;
    SC_THREAD(function2);
    sensitive << input1 << clk;
```

Processes: basic units of functionality

- SC THREADS
  - Can be suspended (wait())
  - Implicitly keep state of execution
- SC\_METHODs
  - Execute their body from beginning to end
  - Simulate faster
  - Do not keep implicit state of execution
- Processes must be contained in a module (but not every member function is a process!)

#### Data types

- Four-valued logic types (01XZ)
- Arbitrary-precision integers
- Time
  - SC\_SEC, SC\_MS, SC\_US, SC\_NS, etc.
  - sc\_time t1(42, SC\_NS) creates a time object representing 42 nanoseconds
  - Integer-valued model of time

### Mechanisms for Abstraction

Interfaces: windows into the communication channels

- Signature of an operation: name, params, return value
- Ignore implementation details
- No local data

Ports: helper objects of communication

- Agents for connecting modules with their environment
- Forward calls to the channel on behalf of the module

Channels: workhorses for transmitting data

- Communication between modules
- Provide the functionality defined in the interfaces

# Mechanisms for Abstraction




Figure: Modules, channels, ports, signals

Every port expects a particular type of interface

Every port can use only the methods defined in the interface

## Channels

- Channels implement interfaces
- One channel can implement multiple interfaces
- Many channels can implement the same interface

```
Example (exor.h)

SC_MODULE(exor) {
    sc_in<bool> A, B;
    sc_out<bool> F;
    nand n1, n2, n3, n4;
    sc_signal<bool> S1, S2, S3;
...
```

For example, sc\_signal<T> implements two interfaces: sc\_signal\_in\_if<T> and sc\_signal\_inout\_if<T>

#### **Events**

In SystemC events are objects (sc\_event) that determine whether a process' execution should be triggered or resumed An event is *notified* when a particular condition occurs

- Rising edge of a clock
- Change of a value of a signal
- Explicit call (e.notify())
- An empty FIFO channel is written to
- Many others

Three types of notification: immediate, delta, and timed.

"Event notification causes processes that are sensitive to it to be triggered."

- Simulation Kernel: the heart of SystemC
- Controls timing
- Controls order of execution of processes
- Handles event notification
- Updates the channels if so requested
- Non-preemptive execution

- Initialize
  - Mark all processes runnable (or *pending*, or *eligible*)
  - Each SC\_METHOD will be executed once
  - Each SC\_THREAD will be executed until the first synch point

- Initialize
- 2 Evaluate
  - Select an eligible process and run it
  - If the process uses *immediate* notification, other processes may become eligible too (*This is bad practice!*)
  - Continue selecting eligible processes until none are left

- Initialize
- 2 Evaluate
- Update
  - One type of channels (*primitive channels*) are allowed to request an update phase
  - Handle pending update requests
  - May generate additional delta event notifications, thus rendering more processes eligible

- Initialize
- 2 Evaluate
- Update
- If there are eligible processes, loop back to the Evaluate phase (step 2)

- Initialize
- Evaluate
- Update
- If there are eligible processes, loop back to the Evaluate phase (step 2)
- Advance the time
  - At this point there are no eligible processes
  - Advance the simulation clock to the earliest pending timed notification

- Initialize
- 2 Evaluate
- Update
- If there are eligible processes, loop back to the Evaluate phase (step 2)
- Advance the time
- Observation Determine eligible processes and go to Evaluate phase (step 2)

Simulating parallel execution sequentially

- Initialize
- 2 Evaluate
- Update
- If there are eligible processes, loop back to the Evaluate phase (step 2)
- Advance the time
- Objective to the processes of the end of

Note: Simulation Kernel = SystemC Scheduler = Simulation Scheduler

## Algorithm (Simulation Semantics)

```
// initialization
Declare all processes runnable
While exists a runnable process do { // simulation loop
  While exists a runnable process do {
                                            // delta cycle
     /** Simulation time does not advance **/
                                            // evaluation phase
     Run all runnable processes
     Run all pending update requests // update phase
     Execute all pending delta notifications // delta phase
  If exists a pending timed notification
                           or timeout t then // timed phase
     /** Simulation time advances **/
     Advance time to earliest such t
  else
     End simulation
```

```
Example (Putting it all together)
#> ./sandbox
              SystemC 2.1.v1 --- Jun 13 2007 04:39:21
        Copyright (c) 1996-2005 by all Contributors
                     ALL RIGHTS RESERVED
Time ABF
0 s 0 0 1
10 ns 0 1 1
                                             Design under verification
20 ns 1 0 1
30 ns 1 1 0
                                  Stimulus
                                  Generator
Simulation stopped by user.
#>
```

# Example (main.cc)

```
#include "stim.h"
#include "exor.h"
#include "mon.h"
int sc_main(int argc, char* argv[]) {
   sc_signal<bool> ASig, BSig, FSig;
   sc_clock TestClk("TestClock", 10, SC_NS, 0.5);
...
```

# Example (main.cc)

```
#include "stim.h"
#include "exor.h"
#include "mon.h"
int sc_main(int argc, char* argv[]) {
   sc_signal<bool> ASig, BSig, FSig;
   sc_clock TestClk("TestClock", 10, SC_NS, 0.5, 1, SC_NS);
...
```

# Example (main.cc)

```
#include "stim.h"
#include "exor.h"
#include "mon.h"
int sc_main(int argc, char* argv[]) {
   sc_signal<bool> ASig, BSig, FSig;
   sc_clock TestClk("TestClock", 10, SC_NS, 0.5, 1, SC_NS);
...
```

## Example (Post-correction output)

```
Time A B F

1 s 0 0 0

11 ns 0 1 1

21 ns 1 0 1

31 ns 1 1 0

Simulation stopped by user.
#>
```

# Summary

Core SystemC concepts

Process: functionality

**Event**: process synchronization

Sensitivity: basis of event-driven simulation

Channel: process communication

Module: encapsulation

Ports: external view of the module

### Buzzwords

- **EDA** Electronic Design Automation
  - SoC System-on-chip
- TLM Transaction-Level Model(ing)
  - PV Programmer's View
  - PVt Programmer's View with Time
- HDL Hardware Description Language
- RTL Register Transfer Level
- ASIC Application-Specific Integrated Circuit
  - IP Intellectual Property
- **DSP** Digital Signal Processing
- **DUV** Design Under Verification