
## TECNICAS DE INTEGRACION

Ing. Iván Jaramillo J.


<u>ijaramilloj@unal.edu.co</u>


<u>www.gmun.unal.edu.co/~ijaramilloj</u>

II-2013





### TRANSISTOR MOS COMO INTERRUPTOR





Transmisión de '1' Transmisión de '0'






Transmisión de '1' Transmisión de '0'

### COMPUERTA DE TRANSMISIÓN

### C --> NO DEGRADA NIVELES LOGICOS




nMOS DEGRADA '1' LOGICO

pMOS DEGRADA '0' LOGICO

# INVERSOR CMOS


Figure 4.53 The CMOS inverter.

### OPERACIÓN INVERSOR



**Figure 4.54** Operation of the CMOS inverter when  $v_I$  is high: (a) circuit with  $v_I = V_{DD}$  (logic-1 level, or  $V_{OH}$ ); (b) graphical construction to determine the operating point; (c) equivalent circuit.

### OPERACIÓN INVERSOR



**Figure 4.55** Operation of the CMOS inverter when  $v_I$  is low: (a) circuit with  $v_I = 0$  V (logic-0 level, or  $V_{OL}$ ); (b) graphical construction to determine the operating point; (c) equivalent circuit.

### CARACTERISTICA V-I






Figure 4.56 The voltage transfer characteristic of the CMOS inverter.


### RESPUESTA INVERSOR




**Figure 4.57** Dynamic operation of a capacitively loaded CMOS inverter: (a) circuit; (b) input and output waveforms; (c) trajectory of the operating point as the input goes high and C discharges through  $Q_N$ ; (d) equivalent circuit during the capacitor discharge.

# INVERSOR CMOS MODELO PRIMER ORDEN ANÁLISIS DC








 $V_{OL} = 0$   $V_{OH} = V_{DD}$   $V_{M} = f(R_{n}, R_{p})$ 


 $V_{in} = 0$ 

# INVERSOR CMOS: RESPUESTA




# INVERSOR CMOS CARACTERÍSTICA DE


### CARGA



### LÓGICA COMBINATORIA




### COMPUERTAS BÁSICAS




### FUNCIÓN EJEMPLO


F=[[A+B+C].D]

IMPLEMENTACION CON TRANSISTORES nMOS Y pMOS



### Modelo de Conmutación





#### TEMA DE TRABAJO

- PARA LOS MOSFET DE LA TECNOLOGIA CNM25 REALIZAR:
- •BIBLIOTECA SPICE PARA TRANSISTOR N Y P
- IMPLEMENTAR COMPUERTA EXOR CMOS
- EFECTUAR SIMULACION DE LA COMPUERTA.