
Figure 3: Prefetch traffic efficiency
Mean latency reduction (cycles) per MiB transferred
0
1000
2000
3000
4000
5000
6000
Full Expert
Uniform Tile
Ranked Tile
Budget Proportional
Hardware Greedy
Criticality Aware