Masauso Lungu 209533

Links:

My github repository

Lab 8: Traffic light controller

1 Preparation tasks (done before the lab at home)


Fill in the table with the state names and output values according to the given inputs. Let the reset has just been applied.

1.1 states

Input P	0	0	1	1	0	1	0	1	1	1	1	0	0	1	1	1
Clock	↑	↑	\uparrow	\uparrow	\uparrow	↑	↑	\uparrow	\uparrow	↑	\uparrow	\uparrow	\uparrow	\uparrow	↑	↑
State	Α	Α	В	С	С	D	Α	В	С	D	В	В	В	С	D	В
Output R	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0

1.2 LEDs connections


See schematic or reference manual of the Nexys board and find out the connection of two RGB LEDs. How you can control them to get red, yellow, or green colors?



 RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,1,0	1,1,0	0,1,0

2. Traffic light controller

2.1 State diagram




2.2 Listing of VHDL code of sequential process p_traffic_fsm

```
-- variable and changes to the next state according
-- to the delay value.
case s_state is
    -- If the current state is STOP1, then wait 1 sec
    -- and move to the next GO_WAIT state.
    when STOP1 =>
        -- Count up to c_DELAY_1SEC
        if (s_cnt < c_DELAY_1SEC) then
             s_cnt <= s_cnt + 1;
        else
             -- Move to the next state
             s_state <= WEST_GO;</pre>
             -- Reset local counter value
             s_cnt <= c_ZERO;
        end if;
    when WEST_GO =>
        if(s_cnt < c_DELAY_4SEC) then</pre>
             s_cnt <= s_cnt +1;
        else
             s_state <= WEST_WAIT;</pre>
             s_cnt <= c_ZERO;</pre>
        end if;
    when WEST_WAIT =>
        if(s_cnt < c_DELAY_2SEC) then</pre>
             s_cnt <= s_cnt +1;
        else
             s_state <= STOP2;</pre>
             s cnt <= c ZERO;
        end if;
    when STOP2 =>
        if(s_cnt < c_DELAY_1SEC) then
             s_cnt <= s_cnt +1;
        else
             s_state <= SOUTH_GO;</pre>
             s_cnt <= c_ZERO;</pre>
        end if;
    when SOUTH GO =>
        if(s_cnt < c_DELAY_4SEC) then
             s_cnt <= s_cnt +1;</pre>
        else
             s_state <= SOUTH_WAIT;</pre>
             s_cnt <= c_ZERO;</pre>
        end if;
    when SOUTH_WAIT =>
        if(s_cnt < c_DELAY_2SEC) then
             s_cnt <= s_cnt +1;
        else
             s_state <= STOP1;</pre>
```

2.3 Listing of VHDL code of combinatorial process p_output_fsm

```
-- p_output_fsm:
-- The combinatorial process is sensitive to state changes, and sets
-- the output signals accordingly. This is an example of a Moore
-- state machine because the output is set based on the active state.
p_output_fsm : process(s_state)
begin
    case s_state is
       when STOP1 =>
            south_o <= "100"; -- Red (RGB = 100)
           west o <= "100"; -- Red (RGB = 100)
       when WEST_GO =>
            south_o <= "100"; -- Red (RGB = 100)
           west_o <= "010";
                               -- green (RGB = 010)
       when WEST_WAIT =>
            south_o <= "100";
                               -- Red (RGB = 100)
            west o <= "110";
                              -- yellow (RGB = 110)
       when STOP2 =>
            south_o <= "100";
                               -- Red (RGB = 100)
            west o <= "100";
                               -- Red (RGB = 100)
       when SOUTH GO =>
            south_o <= "010";
                               -- green (RGB = 010)
            west_o <= "100";
                               -- Red (RGB = 100)
        when SOUTH WAIT =>
            south o <= "110";
                               -- yellow (RGB = 110)
           west_o <= "100";
                               -- Red (RGB = 100)
       when others =>
            south_o <= "100";
                             -- Red (RGB = 100)
           west_o <= "100";
                               -- Red (RGB = 100)
    end case;
end process p_output_fsm;
```




3 Smart controller

3.1 State table

Current state	Direction South	Direction West	Delay	
STOP1	red	red	1 sec	
WEST_GO	red	green	4 sec	
WEST_WAIT	red	yellow	2 sec	
STOP2	red	red	1 sec	
SOUTH_GO	green	red	4 sec	
SOUTH_WAIT	yellow	red	2 sec	

both sensor '0' - no	sensor2 '1' - cars on	sensor1 '1' - cars on	both sensors '1' - cars on		
cars	west	south	both roads		
SOUTH_GO	SOUTH_WAIT	SOUTH_GO	SOUTH_WAIT		
WEST_GO	WEST_GO	WEST_GO	WEST_GO		
WEST_GO	WEST_GO	WEST_WAIT	WEST_WAIT		
SOUTH_GO	SOUTH_GO	SOUTH_GO	SOUTH_GO		

3.2 State diagram



3.3 isting of VHDL code of sequential process p_smart_traffic_fsm

```
-- p_smart_traffic_fsm:
-- The sequential process with synchronous reset and clock_enable
-- entirely controls the s_state signal by CASE statement.
p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                   -- Synchronous reset
            s state <= STOP1 ;
                                   -- Set initial state
            s_cnt <= c_ZERO;</pre>
                                   -- Clear all bits
        elsif (s_en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is
```

```
-- If the current state is STOP1, then wait 1 sec
                      -- and move to the next GO_WAIT state.
                     when STOP1 =>
                          -- Count up to c DELAY 1SEC
                          if (s_cnt < c_DELAY_1SEC) then
                              s_cnt <= s_cnt + 1;
                          else
                               -- Move to the next state
                              s_state <= WEST_GO;</pre>
                              -- Reset local counter value
                              s_cnt <= c_ZERO;</pre>
                          end if;
                      when WEST_GO =>
                          if(s_cnt < c_DELAY_4SEC) then
                             s_cnt <= s_cnt +1;
                          else
                              if((sensor1='0' and sensor2='0') or(sensor1='0' and
sensor2='1')) then
                                   s_state <= WEST_GO;</pre>
                                   s_cnt <= c_ZERO;</pre>
                              else
                                   s_state <= WEST_WAIT;</pre>
                              end if;
                          end if;
                      when WEST_WAIT =>
                          if(s_cnt < c_DELAY_2SEC) then
                             s_{cnt} <= s_{cnt} + 1;
                          else
                             s state <= STOP2;
                             s_cnt <= c_ZERO;</pre>
                          end if;
                     when STOP2 =>
                          if(s_cnt < c_DELAY_1SEC) then</pre>
                             s_{cnt} <= s_{cnt} + 1;
                          else
                             s state <= SOUTH GO;
                             s_cnt <= c_ZERO;</pre>
                          end if;
                      when SOUTH GO =>
                          if(s_cnt < c_DELAY_4SEC) then
                             s_cnt <= s_cnt +1;
                          else
                              if((sensor1='0' and sensor2='0') or(sensor1='1' and
sensor2='0')) then
                                   s_state <= SOUTH_GO;</pre>
                                   s_cnt <= c_ZERO;
                              else
                                   s_state <= SOUTH_WAIT;</pre>
                              end if;
                          end if;
                      when SOUTH_WAIT =>
                          if(s_cnt < c_DELAY_2SEC) then
```

