README.md 2/17/2021

Lab 1: Introduction to git and VHDL

Links

My github repository

My EDAplayground

Task 1: De Morgan's

Function and truth table

```
f(c,b,a) = \overline{b} a + \overline{c} \overline{b}
f(c,b,a)_{\text{NAND}} =
f(c,b,a)_{\text{NOR}} =
```

С	b	а	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

De Morgan's source code: Listings of design.vhd

README.md 2/17/2021

```
end entity gates;

-- Architecture body for basic gates
--- architecture dataflow of gates is
begin
    f_o <= (not(b_i) and a_i) or (not(c_i) and not(b_i));
    fnand_o <= not(not(not(b_i) and a_i) and not(not(c_i) and not(b_i)));
    fnor_o <= not(b_i or not(a_i)) or not(c_i or b_i);
end architecture dataflow;</pre>
```

Simulated time waveform



Task 2: Distributive law

Equations

```
x \cdot y + x \cdot z = x \cdot (y+z)(x+y) \cdot (x+z) = x + (y \cdot z)
```

It should hold that f(x,y,z)=g(x,y,z), where f(x,y,z) are expressions on the left side of = and g(x,y,z) equivalent expressions on the right.

Listing of design.vhd

README.md 2/17/2021

Simulated waveform

