
Masauso Lungu 209533

Lab 6: Driver for multiple seven-segment displays

Links:

My github repository

1 Preparation tasks (done before the lab at home)



Source code used

2 Display driver

Listing of VHDL code of the process p mux


```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
    begin
         case s_cnt is
             when "11" =>
                  s_hex <= data3_i;</pre>
                  dp_o \leftarrow dp_i(3);
                  dig_o <= "0111";
             when "10" =>
                  -- WRITE YOUR CODE HERE
                  s_hex <= data2_i;</pre>
                  dp_o \ll dp_i(2);
                  dig o <= "1011";
             when "01" =>
                  -- WRITE YOUR CODE HERE
                  s hex <= data1 i;</pre>
                  dp_o \leftarrow dp_i(1);
                  dig_o <= "1101";</pre>
             when others =>
                  -- WRITE YOUR CODE HERE
                  s hex <= data0 i;</pre>
                  dp_o \leftarrow dp_i(0);
                  dig_o <= "1110";
         end case;
    end process p_mux;
end architecture Behavioral;
```

Listing of VHDL testbench file tb_driver_7seg_4digits

```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
_____
entity tb_driver_7seg_4digits is
  -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
-- Architecture body for testbench
_____
architecture testbench of tb_driver_7seg_4digits is
    -- Local constants
    constant c_CLK_100MHZ_PERIOD : time := 10 ns;
    --Local signals
    signal s_clk_100MHz : std_logic;
    --- WRITE YOUR CODE HERE
                    : std_logic;
    signal s_clk
    signal s_reset : std_logic;
signal s_data0_i : std_logic_vector(4 - 1 downto 0);
signal s_data1_i : std_logic_vector(4 - 1 downto 0);
signal s_data2_i : std_logic_vector(4 - 1 downto 0);
    signal s_data3_i : std_logic_vector(4 - 1 downto 0);
signal s_dp_i : std_logic_vector(4 - 1 downto 0);
    signal s_dp_o
                         : std_logic;
    signal s_seg_o
                         : std_logic_vector(7 - 1 downto 0);
    signal s_dig_o : std_logic_vector(4 - 1 downto 0);
begin
    -- Connecting testbench signals with driver_7seg_4digits entity
    -- (Unit Under Test)
    --- WRITE YOUR CODE HERE
    uut_driver_7seg : entity work.driver_7seg_4digits
        port map(
            clk
                    => s clk 100MHz,
                     => s_reset,
            reset
            data0_i => s_data0_i,
            data1 i => s data1 i,
            data2_i => s_data2_i,
            data3_i => s_data3_i,
            dp_i \Rightarrow s_dp_i
            dp_o
                    => s_dp_o,
            seg_o
                     => s_seg_o,
            dig_o
                    => s_dig_o
        );
```

```
-- Clock generation process
   p_clk_gen : process
   begin
                             -- 75 periods of 100MHz clock
      while now < 750 ns loop
          s clk 100MHz <= '0';
          wait for c_CLK_100MHZ_PERIOD / 2;
          s clk 100MHz <= '1';
          wait for c_CLK_100MHZ_PERIOD / 2;
       end loop;
      wait;
   end process p_clk_gen;
    _____
   -- Reset generation process
   --- WRITE YOUR CODE HERE
   p_reset_gen : process
   begin
      s_reset <= '0';
      wait for 10 ns;
      s_reset <= '1';</pre>
      wait for 50 ns;
      s_reset <= '0';</pre>
      wait;
   end process p_reset_gen;
   -- Data generation process
   _____
   --- WRITE YOUR CODE HERE
   p_stimulus : process
   begin
       report "Stimulus process started" severity note;
       s_data3_i <= "0011";
       s_data2_i <= "0001";
       s_data1_i <= "0100";
       s_data0_i <= "0010";
       s_dp_i <= "0111";
       report "Stimulus process finished" severity note;
       wait;
   end process p_stimulus;
end architecture testbench;
```

Screenshot with simulated time waveforms;



Listing of VHDL architecture of the top layer

```
architecture Behavioral of top is
     -- No internal signals
begin
     -- Instance (copy) of driver_7seg_4digits entity
     driver_seg_4 : entity work.driver_7seg_4digits
          port map(
               clk
                           => CLK100MHZ,
               reset
                           => BTNC,
               data0_i(3) \Rightarrow SW(3),
               data0_i(2) \Rightarrow SW(2),
               data0_i(1) \Rightarrow SW(1),
               data0_i(0) => SW(0),
               --- WRITE YOUR CODE HERE
               data1_i(3) \Rightarrow SW(7),
               data1_i(2) \Rightarrow SW(6),
               data1_i(1) \Rightarrow SW(5),
               data1_i(0) \Rightarrow SW(4),
               data2_i(3) \Rightarrow SW(11),
               data2_i(2) \Rightarrow SW(10),
               data2 i(1) \Rightarrow SW(9),
               data2_i(0) \Rightarrow SW(8),
               data3_i(3) \Rightarrow SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3_i(1) \Rightarrow SW(13),
               data3_i(0) \Rightarrow SW(12),
               dp_i => "0111",
```

```
dig_o => AN(3 downto 0),

seg_o(0) => CA,
seg_o(1) => CB,
seg_o(2) => CC,
seg_o(3) => CD,
seg_o(4) => CE,
seg_o(5) => CF,
seg_o(6) => CG,
dp_o => DP

);

-- Disconnect the top four digits of the 7-segment display
AN(7 downto 4) <= b"1111";
end Behavioral;</pre>
```

3. Eight-digit driver

