





Digital-electronics-1 / Labs / 01-gates / README.md





Lab 1: Introduction to git and VHDL

Links

My github repository: https://github.com/Masauso-L/Digital-electronics-1/blob/main/Labs/01-gates/README.md

My EDAplayground: https://www.edaplayground.com/playgrounds/user/155968

Task 1: De Morgan's

Function and truth table

$$f(c, b, a) = \overline{b} a + \overline{c} \overline{b}$$

$$f(c, b, a)_{\text{NAND}} =$$

$$f(c, b, a)_{\text{NOR}} =$$

С	b	а	f(c,b,a)
0	0	0	1
0	0	1	1

С	b	a	f(c,b,a)
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

De Morgan's source code: Listings of design.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
______
-- Entity declaration for basic gates
entity gates is
   port(
      a_i : in std_logic; -- Data input
b_i : in std_logic; -- Data input
     );
end entity gates;
-- Architecture body for basic gates
______
architecture dataflow of gates is
begin
         <= (not(b i) and a i) or (not(c i) and not(b i));</pre>
   fnand o <= not(not(not(b i) and a i) and not(not(c i) and not(b i)));</pre>
   fnor_o <= not(b_i or not(a_i)) or not(c_i or b_i);</pre>
end architecture dataflow;
```

Simulated time waveform



Task 2: Distributive law

Equations

$$x \cdot y + x \cdot z = x \cdot (y+z)$$
$$(x+y) \cdot (x+z) = x + (y \cdot z)$$

It should hold that f(x,y,z)=g(x,y,z), where f(x,y,z) are expressions on the left side of = and g(x,y,z) equivalent expressions on the right.

Listing of design.vhd

```
-- Libraries
library IEEE;
use IEEE.std_logic_1164.all;
-- Entity declaration for basic gates
entity gates is
    port(
        x_i : in std_logic;
                                    -- Data input
        y_i : in std_logic;
                                     -- Data input
        z_i : in std_logic;
                                      -- Data input
        f1_o : out std_logic;
                                      -- original expressions on the left
        f2_o : out std_logic;
                                      -- equivalent expressions on the right
        g1_o : out std_logic;
        g2 o : out std logic
    );
end entity gates;
-- Architecture body for basic gates on distributive rule
-- It should hold that f1 o = g1 o and f2 o=g2 o as proof for distr. law
______
architecture dataflow of gates is
begin
    f1_o \leftarrow (x_i \text{ and } y_i) \text{ or } (x_i \text{ and } z_i);
    g1_o \leftarrow x_i \text{ and } (y_i \text{ or } z_i);
    f2_o \leftarrow (x_i \text{ or } y_i) \text{ and } (x_i \text{ or } z_i);
    g2_o \leftarrow x_i \text{ or } (y_i \text{ and } z_i);
```