Introduction to Embedded Systems <u>CSE 211</u>

Textbooks – Hardware - Compiler


- Introduction to ARM Cortex- M Microcontroller, Jonathan Valvano
- Computers as Components, Wayne Wolf
- Hardware
 - Tiva LanuchPad TM4C123
- Compiler
 - Keil ARM Compiler
- Instructor: Prof. Dr. Ashraf Salem
 - ashraf.salem@eng.asu.edu.eg

Course Contents

CSE 211

- 1. ARM Cortex-M architecture
- 2. ARM Cortex-M assembly Language
- 3. TM4C123 Microcontroller
- 4. Input and output ports
- 5. SysTick Timer
- 6. Serial and Parallel Interfaces
- 7. Interrupt Programming
- 8. Analog I/I Interface
- 9. Real Time Operating System

Embedded Systems




Microcontroller


```
□ Processor – Instruction Set + memory + accelerators
■ Memory
  □ Non-Volatile
      o ROM
      o EPROM, EEPROM, Flash
  □ Volatile
      o RAM (DRAM, SRAM)
☐ Interfaces
  ☐ H/W: Ports
  ☐ S/W: Device Driver
  ☐ Parallel, Serial, Analog, Time
```

Embedded System Example GPS


 Moving map obtains position from GPS, paints map from local database.




GPS moving map block diagram




GPS moving map hardware architecture



GPS moving map software architecture





ARM Cortex M4-based System



- ☐ ARM Cortex-M4 processor
- Harvard architecture
 - Different busses for instructions and data

ARM ISA: Registers, Memory-map






Condition	Code	Bits	Indicates


N	negative
Z	zero
V	overflow
C	carry

Result is negative
Result is zero
Signed overflow
Unsigned overflow

ΤI	TM4C123
Micr	rocontroller



Texas Instruments TM4C123



ARM data instructions

Basic format:

```
ADD R0, R1, R2
```

- Computes R1+R2, stores in R0.
- Immediate operand:

```
ADD R0, R1, #2
```

Computes R1+R2, stores in R0.

ARM data instructions

- ADD, ADC : add (w. carry)
- SUB, SBC : subtract (w. carry)
- MUL: multiply

- AND, ORR, EOR
- BIC : bit clear
- LSL, LSR : logical shift left/right
- ROR : rotate right

ARM load/store instructions

- LDR, LDRH, LDRB: load (half-word, byte)
- STR, STRH, STRB: store (half-word, byte)
- Addressing modes:
 - register indirect : LDR R0, [R1]
 - with constant: LDR R0, [R1,#4]

ARM LDR instruction

Load from memory into a register
 LDR R8, [R10]

Example: Cassignments

• C: x = (a + b) - c;

Assembler:

```
LDR R4,=A ; get address for a

LDR R0,[R4] ; get value of a

LDR R4,=B ; get address for b, reusing r4

LDR R1,[R4] ; get value of b

ADD R3,R0,R1 ; compute a+b

LDR R4,=C ; get address for c

LDR R2,[R4] ; get value of c
```

C assignment, cont'd.

Example: Cassignment

• C: y = a*(b+c);

Assembler:

```
LDR R4,=B; get address for b

LDR R0,[R4]; get value of b

LDR R4,=C; get address for c

LDR R1,[R4]; get value of c

ADD R2,R0,R1; compute partial result

LDR R4,=A; get address for a

LDR R0,[R4]; get value of a
```

C assignment, cont'd.

```
MUL R2,R2,R0; compute final value for y LDR R4,=Y; get address for y STR R2,[R4]; store y
```

Example: Cassignment

• C: Z = (A << 2) | (B & 15);

Assembler:

```
LDR R4,=A; get address for a

LDR R0,[R4]; get value of a

LSL R5,R0,#2; perform shift

LDR R4,=B; get address for b

LDR R1,[R4]; get value of b

AND R1,R1,#15; perform AND

ORR R1,R5,R1; perform OR
```

C assignment, cont'd.

```
LDR R4,=Z; get address for z
STR R1,[R4]; store value for z
```

If statement, cont'd.

```
; false block
fblock LDR R4,=C; get address for c
  LDR R0,[R4]; get value of c
  LDR R4,=D; get address for d
  LDR R1,[R4]; get value for d
  SUB R0,R0,R1; compute a-b
  LDR R4,=X; get address for x
  STR R0,[R4]; store value of x
after ...
```

Example: if statement

• C: if $(a > b) \{ x = 5; y = c + d; \}$ else x = c - d;Assembler: ; compute and test condition LDR R4,=A; get address for a LDR R0, [R4]; get value of a LDR R4,=B; get address for b LDR R1, [R4]; get value for b CMP R0, R1; BLE fblock;

If statement, cont'd.

```
: true block
  MOV R0,#5; generate value for x
  LDR R4,=X; get address for x
  STR R0, [R4]; store x
  LDR R4,=C; get address for c
  LDR R0, [R4]; get value of c
  LDR R4,=D; get address for d
  LDR R1, [R4]; get value of d
  ADD R0, R0, R1; compute y
  LDR R4,=Y; get address for y
  STR R0, [R4]; store y
  B after; branch around false block
```

If statement, cont'd.

```
; false block
fblock LDR R4,=C; get address for c
  LDR R0,[R4]; get value of c
  LDR R4,=D; get address for d
  LDR R1,[R4]; get value for d
  SUB R0,R0,R1; compute a-b
  LDR R4,=X; get address for x
  STR R0,[R4]; store value of x
after ...
```

Example

• C:

for (i=0, f=0; i<N; i++)

f = f + c[i]*x[i];

Assembler

```
; loop initiation code
MOV R0,#0; use r0 for I
MOV R8,#0; use separate index for arrays
LDR R2,=N; get address for N
LDR R1,[R2]; get value of N
MOV R2,#0; use r2 for f
```

Example, cont'.d

```
LDR R3,=C; load r3 with base of c
     LDR R5,=X; load r5 with base of x
; loop body
loop LDR R4,[R3,R8]; get c[i]
      LDR r6, [R5,R8]; get x[i]
      MUL R4,R4,R6; compute c[i]*x[i]
      ADD R2,R2,R4; add into running sum
      ADD R8,R8,#4; add one word offset to array index
      ADD R0, R0, #1; add 1 to i
      CMP R0,R1; exit?
      BLT loop; if i < N, continue
```

To set

The **or** operation to set bits 1 and 0 of a register.

The other six bits remain constant.

Friendly software modifies just the bits that need to be. X = 0x03;

Assembly:

```
LDR R0,=X

LDR R1,[R0] ; read previous value

ORR R1,R1,\#0\times03 ; set bits 0 and 1

STR R1,[R0] ; update

c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0 \qquad \text{value of R1}
0 0 0 0 0 0 1 1 \qquad 0\times03 \text{ constant}
c_7 c_6 c_5 c_4 c_3 c_2 1 1 \qquad \text{result of the ORR}
```

To toggle

The **exclusive or** operation can also be used to toggle bits.

```
X ^= 0x80;
```

Assembly:

```
LDR R0,=X

LDR R1,[R0] ; read port D

EOR R1,R1,#0x80 ; toggle bit 7


STR R1,[R0] ; update
```

```
b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0 value of R1

1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0

\sim b_7 b_6 b_5 b_4 b_3 b_2 b_1 b_0 result of the EOR
```

Shift Operations



Shift Example

High and Low are unsigned 4-bit components, which will be combined into a single unsigned 8-bit Result.

```
Result = (High << 4) \mid Low;
```

Assembly:

```
LDR R0,=High  
LDR R1,[R0]  ; read value of High  
LSL R1,R1,#4  ; shift into position  
LDR R0,=Low  
LDR R2,[R0]  ; read value of Low  
ORR R1,R1,R2  ; combine the two parts  
LDR R0,=Result  
STR R1,[R0]  ; save the answer  


0 0 0 0 h_3 h_2 h_1 h_0  value of High in R1  
h_3 h_2 h_1 h_0 0 0 0 0  after last LSL  
0 0 0 0 1_3 1_2 1_1 1_0  value of Low in R2  
h_3 h_2 h_1 h_0 1_3 1_2 1_1 1_0  result of the ORR instruction
```

Addressing Modes

- ☐ Immediate addressing
 - Data is contained in the instruction


Addressing Modes

- ☐ Indexed Addressing
 - Address of the data in memory is in a register



Addressing Modes

- □ PC Relative Addressing
 - Address of data in <u>EEPROM</u> is indexed based upon the Program Counter



Memory Access Instructions

□ Loading a register with a constant, address, or data

```
❖LDR Rd, =number
❖LDR Rd, =label
```

- □ LDR and STR used to load/store RAM using register-indexed addressing
 - ❖Register [R0]
 - ❖Base address plus offset [R0,#16]

Load/Store Instructions

☐ General load/store instruction format

```
LDR{type} Rd,[Rn] ;load memory at [Rn] to Rd
STR{type} Rt,[Rn] ;store Rt to memory at [Rn]
LDR{type} Rd,[Rn, #n] ;load memory at [Rn+n] to Rd
STR{type} Rt,[Rn, #n] ;store Rt to memory [Rn+n]
LDR{type} Rd,[Rn,Rm,LSL #n] ;load [Rn+Rm<<n] to Rd
STR{type} Rt,[Rn,Rm,LSL #n] ;store Rt to [Rn+Rm<<n]
```


{type}	Data type	Meaning	
	32-bit word	0 to 4,294,967,295	or -2,147,483,648 to +2,147,483,647
В	Unsigned 8-bit byte	0 to 255,	Zero pad to 32 bits on load
SB	Signed 8-bit byte	-128 to $+127$,	Sign extend to 32 bits on load
H	Unsigned 16-bit halfword	0 to 65535,	Zero pad to 32 bits on load
SH	Signed 16-bit halfword	-32768 to $+32767$,	Sign extend to 32 bits on load
D	64-bit data		Uses two registers

The Stack

- □Stack is last-in-first-out (LIFO) storage ❖32-bit data
- □Stack pointer, SP or R13, points to top element of stack
- □Stack pointer decremented as data placed on stack
- ☐ PUSH and POP instructions used to load and retrieve data

The Stack

- Stack is last-in-first-out (LIFO) storage
 ❖ 32-bit data
- ☐ Stack pointer, SP or R13, points to top element of stack
- ☐ Stack pointer decremented as data placed on stack (incremented when data is removed)
- □ PUSH and POP instructions used to load and retrieve data



Stack Usage

☐ Stack memory allocation

Stack starting at the first RAM location

Nothing Overflow


Ox2000.0000

SP

Allocated stack area

Ox2000.0FFC


More Underflow



☐ Rules for stack use

- Stack should always be balanced, i.e. functions should have an equal number of pushes and pops
- Stack accesses (push or pop) should not be performed outside the allocated area

Functions



```
Change LDR
                       ; 5) R1 = &Num
                                                unsigned long Num;
             R1,=Num
       LDR
             R0,[R1]
                       ; 6) R0 = Num
                                                void Change(void) {
             R0,R0,\#25; 7) R0 = Num+25
       ADD
                                                  Num = Num + 25;
       STR
             R0,[R1]
                       ; 8) Num = Num+25
       BX
             LR
                       ; 9) return
                                                void main(void) {
main
       LDR
             R1,=Num
                       ; 1) R1 = &Num
                                                  Num = 0;
             R0,#0
                       ; 2) R0 = 0
       VOM
                                                  while(1){
             R0,[R1]
                       ; 3) Num = 0
       STR
                                                    Change();
             Change
                       ; 4) function call
       BL
loop
       В
             loop
                       ; 10) repeat
```

Variables

```
Type
 int32 t
 uint32_t
 int16_t
 uint16 t
 int8_t
 uint8 t
 char
Scope
 Global -> everywhere
 Local -> within {}
Allocation
 Global -> ROM or RAM
 Local -> registers or stack
```

```
❖ 32-bit access
   o LDR
   o STR
❖ 16-bit access
   O LDRH LDRSH
   o STRH
♦ 8-bit access
   O LDRB LDRSB
   o STRB
```

Call by value versus reference

```
void noChange(uint32_t val){
  val = 5;
void Change(uint32_t *val){
 *val = 5;
uint32_t a;
int main(void){
 a = 55;
 noChange(a);
 Change(&a);
```

```
noChange
  MOV R0,#5
 BX LR
Change
 MOV R1,#5
 STR R1,[R0]
 BX LR
main
 LDR R0,=a
 MOV R1,#55
 STR R1,[R0]
 LDR R0,=a
 LDR R0,[R0]
 BL noChange
 LDR R0,=a
 BL Change
 BX LR
```

Pointers

AREA

DATA, ALIGN=2

```
SPACE 4
                                   a
void swap(uint32_t *a,uint32_t *b){
                                   b
                                       SPACE 4
  uint32 tt;
  t = *a;
                                                main
 *a = *b;
                                                  LDR R0,=a
 *b = t;
                                                  MOV R1,#3
                                                  STR R1,[R0]
uint32_t a,b;
                                                  LDR R0,=b
int main(void){
                                                  MOV R1,#5
 a = 3; b=4;
                                                  STR R1,[R0]
 swap(&a,&b);
                                                  LDR R0,=a
                                                  LDR R1,=b
                  swap
                    LDR R3,[R0];t=*a
                                                  BL swap
                    LDR R4,[R1];*b
                    STR R4,[R0] ;*a =*b
                                                  BX LR
                    STR R3,[R1]
                    BX LR
```

Array example

Address calculation

```
32-bit base+4*index
16-bit base+2*index
8-bit base+index
```

☐ Access

```
for(int i=0; i< 5;i++){
    aa[i] = i;
    bb[i] = 5;
}</pre>
```

```
AREA DATA, ALIGN=2
aa SPACE 4*10
bb SPACE 4*10
i RN 4
main MOV i,#0 ;i=0
  MOV R3,#5
forloop2
  CMP i,#5 ;is i<5
  BGE forDone2
  LDR R0,=aa ;aa[i] = aa+4*i
  ASL R2,i,#2 ;R2=i*4
  STR i,[R0,R2]
  LDR R6,=bb
  STR R3,[R6,R2];bb+i*4
  ADD i,i,#1
  B forloop2
forDone2
```


Array parameters

```
s RN 4
Parameter is pass by reference
                                                          i RN 5
                                                          dot MOV s,#0 ;s=0
    int32 t dot(int32 t a[], int32 t b[], int32 t l){
                                                            MOV i,#0 ;i=0
     int32 t = 0;
                                                          forloop3
     for(int32_t i=0;i<l;i++){
                                                            CMP i,R2 ;is i<l
        s += a[i]*b[i];
                                                             BGE forDone3
                                                            ASL R6,i,#2 ;i*4
     return s;
                                                            LDR R7,[R0,R6]
                                                            LDR R8,[R1,R6]
   Invocation pass by reference
                                                             MUL R7, R7, R8
    int main(void){
                                                            ADD s,s,R7
     int32 t result;
                                                            ADD i,i,#1
     result = dot(aa,bb,5);
                                                            B forloop3
     while(1){
                                                          forDone3
                                                            MOV RO,s
                                                            BX LR
```


Call by value vs call by reference

```
void swap(int32_t aa, int32_t bb) { int32 t tmp;
    tmp = aa;
    aa = bb;
    bb = tmp;
}
void swap2(int32 t *aa, int32 t *bb) { int32 t tmp;
    tmp = *aa;
    *aa = *bb;
    *bb = tmp;
int32 t a=33;
int32 t b=44;
int main(void) {
  swap(a,b);
  printf("swap a=%d, b=%d\n", a,b);
  swap2(&a,&b);
  printf("swap2 a=%d, b=%d\n",a,b);
  while(1){};
```

Tiva C Board




LaunchPad Switches and LEDs



- □ The switches on the LaunchPad
 - **♦ Negative logic**
 - Require internal pull-up (set bits in PUR)
- □ The PF3-1 LEDs are positive logic


ARM Memory-map



TI TM4C123 Microcontroller

Address	7	6	5	4	3	2	1	0	Name
\$400F.E108			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGC2_R
\$4000.43FC	DATA	GPIO PORTA DATA R							
\$4000.4400	DIR	GPIO PORTA DIR R							
\$4000.4420	SEL	GPIO PORTA AFSEL R							
\$4000.4510	PUE	GPIO PORTA PUR R							
\$4000.451C	DEN	GPIO PORTA DEN R							
\$4000.4524	1	1	1	1	1	1	1	1	GPIO PORTA CR R
\$4000.4528	0	0	0	0	0	0	0	0	GPIO PORTA AMSEL R
\$4000.53FC	DATA	GPIO PORTB DATA R							
\$4000.5400	DIR	GPIO PORTB DIR R							
\$4000.5420	SEL	GPIO PORTB AFSEL R							
\$4000.5510	PUE	GPIO PORTB PUR R							
\$4000.551C	DEN	GPIO PORTB DEN R							
\$4000.5524	1	1	1	1	1	1	1	1	GPIO PORTB CR R
\$4000.5528	0	0	AMSEL	AMSEL	0	0	0	0	GPIO PORTB AMSEL R
\$4000.63FC	DATA	DATA	DATA	DATA	JTAG	JTAG	JTAG	JTAG	GPIO PORTO DATA R
\$4000.6400	DIR	DIR	DIR	DIR	JTAG	JTAG	JTAG	JTAG	GPIO PORTC DIR R
\$4000.6420	SEL	SEL	SEL	SEL	JTAG	JTAG	JTAG	JTAG	GPIO PORTC AFSEL R
\$4000.6510	PUE	PUE	PUE	PUE	JTAG	JTAG	JTAG	JTAG	GPIO_PORTC_PUR_R
\$4000.651C	DEN	DEN	DEN	DEN	JTAG	JTAG	JTAG	JTAG	GPIO_PORTC_DEN_R
\$4000.6524	1	1	1	1	JTAG	JTAG	JTAG	JTAG	GPIO PORTC CR R
\$4000.6528	AMSEL	AMSEL	AMSEL	AMSEL	JTAG	JTAG	JTAG	JTAG	GPIO PORTC AMSEL R
\$4000.73FC	DATA	GPIO PORTD DATA R							
\$4000 7400	מזת	מות	מות	מות	מות	מזת	מות	DID	ס מות חדמתם חום ם

I/O Ports and Control Registers



The input/output direction of a bidirectional port is specified by its direction register.

GPIO_PORTF_DIR_R, specify if corresponding pin is input or output:

- 0 means input
- ♦ 1 means output

PORTA

GPIO_PORTA_DATA_R EQU 0x400043FC GPIO_PORTA_DIR_R EQU 0x40004400

GPIO Control

IO	Ain	0	1	2	3	4	5	6	7	8	9	14
PA0		Port	U0Rx							CAN1Rx		
PA1		Port	U0Tx							CAN1Tx		
PA2		Port		SSI0Clk								
PA3		Port		SSI0Fss								
PA4		Port		SSI0Rx								
PA5		Port		SSI0Tx								
PA6		Port			I ₂ C1SCL		M1PWM2					
PA7		Port			I ₂ C1SDA		M1PWM3					
PB0		Port	U1Rx						T2CCP0			
PB1		Port	U1Tx						T2CCP1		·	
PB2		Port			I ₂ COSCL				T3CCP0			

I/O Programming & Direction Register

GPIO_PORTF_DIR_R
GPIO_PORTF_AFSEL_R
GPIO_PORTF_DEN_R:
GPIO_PORTF_DATA_R

Which pins are input or output.

Activate the alternate functions

Digital port

Perform input/output on the port.

Set Port Direction & Port Type

```
LDR R1,= GPIO_PORTF_DIR_R
MOV R0,#0x0E
STR R0,[R1]

LDR R1,=GPIO_PORTF_DEN_R
MOV R0,#0xFF
```

R0,[R1]

STR

Set Port Direction & Port Type

```
GPIO_PORTF_DIR_R = 0x0E; // PF4,PF0 in, PF3-1 out
GPIO_PORTF_AFSEL_R = 0x00; // disable alt funct on PF7-0
GPIO_PORTF_DEN_R = 0x1F; // enable digital I/O on PF4-0
```

I/O Ports and Control Registers

Address	7	6	5	4	3	2	1	0	Name
400F.E608	-	-	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGCGPIO_R
4002.53FC	-	-	-	DATA	DATA	DATA	DATA	DATA	GPIO_PORTF_DATA_R
4002.5400	-	-	-	DIR	DIR	DIR	DIR	DIR	GPIO_PORTF_DIR_R
4002.551C	_	-	-	DEN	DEN	DEN	DEN	DEN	GPIO_PORTF_DEN_R

Initialization (executed once at beginning)

- 1. Write *DIR* bit, 1 for output or 0 for input
- 2. Set *DEN* bits to 1 to enable data pins

Input/output from pin

Input: Read from GPIO_PORTF_DATA_R

Output: Write GPIO PORTF DATA R

Port F LED Programming


```
DR R1, =GPIO_PORTF_DIR_R ; R1 -> GPIO_PORTE_DIR_R ; PF0 , PF4 in and PF3-1 out STR R0, [R1] ; set direction register

LDR R1, =GPIO_PORTF_DEN_R ; R1 -> GPIO_PORTE_DEN_R ; enable digital port STR R0, [R1] ; set digital enable register

LDR R1, =GPIO_PORTF_DATA_R MOV R0,#0x02

STR R0, [R1]
```

Switch Interfacing



Assembly:


```
LDR R1,=GPIO_PORTF_DATA_R
```

LDR R0, [R1] ; read port F


AND R0,R0, $\#0\times11$; PF4-PF0

```
PortF Init
      LDR R1, =SYSCTL_RCGCGPIO_R; activate Port F
      LDR R0, [R1]
      ORR R0, R0, #0x20; set bit 5 to activate Port F
      STR R0, [R1]
      NOP
      NOP; allow time for Port F activation
      LDR R1, =GPIO_PORTF_CR_R; allow change to Port F
      MOV R0, #0xFF; 1 means allow access
      STR R0, [R1]
      LDR R1, =GPIO_PORTF_DIR_R; 5) set direction register
      MOV RO, #0x0E; PFO and PF7-4 input, PF3-1 output
      STR R0, [R1]
```


Pull-up resistor



Pull-down resistor



Texas Instruments TM4C123



SYSCTL_PRGPIO_R

7	6	2	4	3	2		0	Name
Heess	-	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL RCGCGPIO R
Address - \$400F.E608 -	-	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL PRGPIO R
	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO PORTA DATA R
S400F.EAU DATA	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO PORTA DIR R

```
LDR R1, =GPIO_PORTF_PUR_R; pull-up resistors for PF4,PF0
   MOV R0, #0x11; enable pull-up on PF0 and PF4
   STR R0, [R1]
   LDR R1, =GPIO_PORTF_DEN_R; enable Port F digital
   MOV R0, #0xFF; 1 means enable digital I/O
   STR R0, [R1]
   BX LR
PortF Input
   LDR R1, =GPIO_PORTF_DATA_R; pointer to Port F data
   LDR R0, [R1]; read all of Port F
   AND R0,R0,#0x11; just the input pins, bits 4,0
   BX LR; return R0 with inputs
Port F_Output
   LDR R1, =GPIO_PORTF_DATA_R; pointer to Port Fdata
   STR R0, [R1]; write to PF3-1
   BX LR
```

```
#define GPIO_PORTF_DATA_R (*((volatile unsigned long *) 0x400253FC))
#define GPIO_PORTF_DEN_R (*((volatile unsigned long *) 0x4002551C))
```

```
#include "inc/tm4c123gh6pm.h"
void PortF_Init(void){
  SYSCTL_RCGCGPIO_R |= 0x00000020; // activate Port F
  while((SYSCTL_PRGPIO_R&0x00000020) == 0){};
  GPIO_PORTF_CR_R = 0x1F; // allow changes to PF4-0
  GPIO_PORTF_DIR_R = 0x0E; // PF4,PF0 in, PF3-1 out
  GPIO_PORTF_PUR_R = 0x11; // pull-up on PF0 and PF4
  GPIO_PORTF_DEN_R = 0x1F; // digital I/O on PF4-0
}
uint32_t PortF_Input(void){
  return (GPIO_PORTF_DATA_R&0x11); // read PF4,PF0
  inputs
}
void PortF_Output(uint32_t data){ // write PF3-PF1 outputs
  GPIO_PORTF_DATA_R = data;
}
```


For Loops for time delay

```
Delay SUBS R0,R0,#1
                               void Delay(uint32 t time) {
      BNE
           Delay
                                 while(time) {
      BX
           LR
                                    time--;
Main
      BL
           LED Init
           R0,#1
      MOV
Loop
                               int main(void) {
           LED Out
      BL
                                  LED Init();
           R0,=250000
      LDR
                                 while(1){
           Delay
      {f BL}
                                    LED Out(1);
      MOV
           R0,#0
                                    Delay(2500000);
      BL
           LED Out
                                    LED Out(0);
      LDR
           R0,=250000
                                    Delay(2500000);
      BL
           Delay
      В
           Loop
```

SysTick Timer

- Timer/Counter operation
 - 24-bit counter *decrements* at bus clock frequency
 - With 80 MHz bus clock, decrements every 12.5 ns
 - Counting is from $n \rightarrow 0$

ARM Memory-map



TI TM4C123 Microcontroller

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC_ST_CTRL_R
\$E000E014	0			NVIC_ST_RELOAD_R				
\$E000E018	0		24-bit CU	JRRENT	er	NVIC_ST_CURRENT_R		

- Initialization (4 steps)
 - Step1: Clear ENABLE to stop counter
 - Step2: Specify the RELOAD value
 - Step3: Clear the counter via NVIC_ST_CURRENT_R
 - <u>Step4</u>: Set NVIC_ST_CTRL_R
 - CLK_SRC = 1 (bus clock is the only option)
 - INTEN = 0 for no interrupts
 - ENABLE = 1 to enable

SysTick Timer Registers

```
#define NVIC_ST_CTRL_R(*((volatile uint32_t *)0xE000E010))
#define NVIC_ST_RELOAD_R(*((volatile uint32_t *)0xE000E014))
#define NVIC_ST_CURRENT_R(*((volatile uint32_t *)0xE000E018))
```

SysTick Timer Example

```
void SysTick Init(void) {
NVIC ST CTRL R = 0; // 1) disable SysTick during setup
NVIC ST RELOAD R = 0 \times 00 FFFFFF; // 2) maximum reload value
NVIC ST CURRENT R = 0; // 3) any write to CURRENT clears it
NVIC ST CTRL R = 0 \times 000000005; // 4) enable SysTick with core clock
// The delay parameter is in units of the 80 MHz core clock(12.5 ns)
void SysTick Wait(uint32 t delay) {
  NVIC ST RELOAD R = delay-1; // number of counts
 NVIC ST CURRENT R = 0; // any value written to CURRENT clears
  while ((NVIC ST CTRL R\&0x00010000) == 0) { // wait for flag
// Call this routine to wait for delay*10ms
void SysTick Wait10ms(uint32 t delay) {
unsigned long i;
 for(i=0; i<delay; i++) {</pre>
   SysTick Wait (800000); // wait 10ms
```

```
SysTick Init
                                 24-bit Countdown Timer
; disable SysTick during setup
   LDR R1, =NVIC ST CTRL R
   MOV R0, #0 ; Clear Enable
   STR R0, [R1]
; set reload to maximum reload value
   LDR R1, =NVIC ST RELOAD R
   LDR R0, =0x00FFFFFF; ; Specify RELOAD value
   STR R0, [R1] ; reload at maximum
; writing any value to CURRENT clears it
    LDR R1, =NVIC ST CURRENT R
    MOV R0, #0
    STR R0, [R1]
                              : clear counter
; enable SysTick with core clock
    LDR R1, =NVIC ST CTRL R
    MOV R0, \#0x0005 ; Enable but
                                        no interrupts (later)
    STR R0, [R1] ; ENABLE and
                                        CLK SRC bits set
    BX
        LR
```

```
_____SysTick Wait_
; Time delay using busy wait.
; Input: R0 delay parameter in units of the core clock
     80 MHz(12.5 nsec each tick)
; Output: none
; Modifies: R1
SysTick Wait
   SUB RO. RO. #1 : delav-1
   LDR R1, =NVIC ST RELOAD R
   STR R0, [R1] ; time to wait
   LDR R1, =NVIC ST CURRENT R
   STR R0, [R1] ; any value written to CURRENT clears
   LDR R1, =NVIC ST CTRL R
SysTick Wait loop
   LDR R0, [R1] ; read status
   ANDS R0, R0, #0x00010000 ; bit 16 is COUNT flag
   BEQ SysTick Wait loop ; repeat until flag set
   BX
       LR
```

```
;_____SysTick Wait10ms

    : Call this routine to wait for R0*10 ms

  ; Time delay using busy wait. This assumes 80 MHz clock
  ; Input: R0 number of times to wait 10 ms before returning
  ; Output: none
 : Modifies: R0
 DELAY10MS
                      EQU 800000 ; clock cycles in 10 ms
  SysTick Wait10ms
      PUSH {R4, LR}
                            ; save R4 and LR
     MOVS R4, R0
                              ; R4 = R0 = remainingWaits
     BEQ SysTick Wait10ms done ; R4 == 0, done
  SysTick Wait10ms loop
     LDR R0, =DELAY10MS; R0 = DELAY10MS
     BL SysTick Wait ; wait 10 ms
     SUBS R4, R4, #1 ; remainingWaits--
     BHI SysTick Wait10ms loop ; if (R4>0), wait another 10 ms
  SysTick Wait10ms done
     POP {R4, PC}
```

Address	31-24	23-17	16	15-3	2	1	0	Name
\$E000E010	0	0	COUNT	0	CLK_SRC	INTEN	ENABLE	NVIC_ST_CTRL_R
\$E000E014	0			NVIC_ST_RELOAD_R				
\$E000E018	0		24-bit CU	JRRENT	er	NVIC_ST_CURRENT_R		

- Initialization (4 steps)
 - Step1: Clear ENABLE to stop counter
 - Step2: Specify the RELOAD value
 - Step3: Clear the counter via NVIC_ST_CURRENT_R
 - <u>Step4</u>: Set NVIC_ST_CTRL_R
 - CLK_SRC = 1 (bus clock is the only option)
 - INTEN = 0 for no interrupts
 - ENABLE = 1 to enable

```
SysTick Init
                                 24-bit Countdown Timer
; disable SysTick during setup
   LDR R1, =NVIC ST CTRL R
   MOV R0, #0 ; Clear Enable
   STR R0, [R1]
; set reload to maximum reload value
   LDR R1, =NVIC ST RELOAD R
   LDR R0, =0x00FFFFFF; ; Specify RELOAD value
   STR R0, [R1] ; reload at maximum
; writing any value to CURRENT clears it
    LDR R1, =NVIC ST CURRENT R
    MOV R0, #0
    STR R0, [R1]
                              : clear counter
; enable SysTick with core clock
    LDR R1, =NVIC ST CTRL R
    MOV R0, \#0x0005 ; Enable but
                                        no interrupts (later)
    STR R0, [R1] ; ENABLE and
                                        CLK SRC bits set
    BX
        LR
```

```
_____SysTick Wait_
; Time delay using busy wait.
; Input: R0 delay parameter in units of the core clock
     80 MHz(12.5 nsec each tick)
; Output: none
; Modifies: R1
SysTick Wait
   SUB RO. RO. #1 : delav-1
   LDR R1, =NVIC ST RELOAD R
   STR R0, [R1] ; time to wait
   LDR R1, =NVIC ST CURRENT R
   STR R0, [R1] ; any value written to CURRENT clears
   LDR R1, =NVIC ST CTRL R
SysTick Wait loop
   LDR R0, [R1] ; read status
   ANDS R0, R0, #0x00010000 ; bit 16 is COUNT flag
   BEO SysTick Wait loop ; repeat until flag set
   BX
       LR
```


```
;_____SysTick Wait10ms

    : Call this routine to wait for R0*10 ms

  ; Time delay using busy wait. This assumes 80 MHz clock
  ; Input: R0 number of times to wait 10 ms before returning
  ; Output: none
 : Modifies: R0
 DELAY10MS
                      EQU 800000 ; clock cycles in 10 ms
  SysTick Wait10ms
      PUSH {R4, LR}
                            ; save R4 and LR
     MOVS R4, R0
                              ; R4 = R0 = remainingWaits
     BEQ SysTick Wait10ms done ; R4 == 0, done
  SysTick Wait10ms loop
     LDR R0, =DELAY10MS; R0 = DELAY10MS
     BL SysTick Wait ; wait 10 ms
     SUBS R4, R4, #1 ; remainingWaits--
     BHI SysTick Wait10ms loop ; if (R4>0), wait another 10 ms
  SysTick Wait10ms done
     POP {R4, PC}
```


Universal Asynchronous Receiver/Transmitter (UART)

UART (Serial Port) Interface



- Send/receive a frame of (5-8) data bits with a single (start) bit prefix and a 1 or 2 (stop) bit suffix
- Baud rate is total number of bits per unit time
 - Baudrate = 1 / bit-time
- Bandwidth is data per unit time
 - Bandwidth = (data-bits / frame-bits) * baudrate


RS-232 Serial Port




DB25	RS232	DB9	EIA-574	Signal	Description	True	DTE	DCE
Pin	Name	Pin	Name					
2	BA	3	103	TxD	Transmit Data	-5.5V	out	in
3	BB	2	104	RxD	Receive Data	-5.5V	in	out
7	AB	5	102	SG	Signal Ground			

Serial I/O

- Serial communication
 - Transmit Data (TxD), Receive Data (RxD), and Signal Ground (SG) implement duplex communication link
 - Both communicating devices must operate at the same bit rate




UART - Transmitter



UART - Transmitter


- Tx Operation
 - Data written to UARTO_DR_R
 - passes through 16-element FIFO
 - permits small amount of data rate matching between processor and UART
 - Shift clock is generated from 16x clock
 - permits difference: One frameRx clocks to be reconciled

UART - Receiver




UART - Receiver

- Rx Operation
 - RXFE is 0 when data are available
 - RXFF is 1 when FIFO is full
 - FIFO entries have four control bits
 - **BE** set when Tx signal held low for more than one frame (break)
 - OE set when FIFO is full and new frame has arrived
 - **PE** set if frame parity error
 - FE set if stop bit timing error



Texas Instruments TM4C123



TM4C UARTO – Registers

\$4000_C000	31–12	11 OE	10 BE	9 PE	8 FE	1	7-0 DAT.	Y	Name UARTO DR R
•									
		3	1–3		3	2	1	0	
\$4000_C004					OE	BE	PE	FE	UARTO_RSR_R
	250201201	20	44.25	125	12	120		100000	
	31–8	7	6	5	4	3		2-0	•
\$4000_C018		TXFE	RXFF	TXFF	RXFE	BUSY			UARTO_FR_R
	31-16				15-0				
\$4000_C024					DIVIN	Г			UARTO IBRD R
	(3)								
		3	1–6				5-0		
\$4000_C028						DI	/FRAC		UARTO FBRD R
					•				
	31-8	7	6 - 5	4	3	2	1	0	
\$4000_C02C		SPS	WPEN	FEN	STP2	EPS	PEN	BRK	UARTO_LCRH_R
						(a)			
	31-10	9	8	7	6–3	2	1	0	
\$4000_C030		RXE	TXE	LBE		SIRLP	SIREN	UARTEN	UARTO_CTL_R
	5		•		•	•			

GPIOPCTL Register

IO	Ain	0	1	2	3	4	5	6	7	8	9	14
PA2		Port		SSI0Clk								
PA3		Port		SSI0Fss								
PA4		Port		SSI0Rx								
PA5		Port		SSI0Tx								
PA6		Port			I ₂ C1SCL		M1PWM2					
PA7		Port			I ₂ C1SDA		M1PWM3					
PB0		Port	U1Rx						T2CCP0			
PB1		Port	U1Tx						T2CCP1			
PB2		Port			I ₂ C0SCL				T3CCP0			
PB3		Port			I ₂ C0SDA				T3CCP1			
PB4	Ain10	Port		SSI2Clk		M0PWM2			T1CCP0	CAN0Rx		
PB5	Ain11	Port		SSI2Fss		M0PWM3			T1CCP1	CAN0Tx		
PB6		Port		SSI2Rx		M0PWM0			T0CCP0			
PB7		Port		SSI2Tx		M0PWM1			T0CCP1			
PC4	<u>C1-</u>	Port	U4Rx	U1Rx		M0PWM6		IDX1	WT0CCP0	U1RTS		
PC5	C1+	Port	U4Tx	U1Tx		M0PWM7		PhA1	WT0CCP1	U1CTS		
PC6	C0+	Port	U3Rx					PhB1	WT1CCP0	USB0epen		
PC7	C0-	Port	U3Tx						WT1CCP1	USB0pflt		
PD0	Ain7	Port	SSI3Clk	SSI1Clk	I ₂ C3SCL	M0PWM6	M1PWM0		WT2CCP0			
PD1	Ain6	Port	SSI3Fss	SSI1Fss	I ₂ C3SDA	M0PWM7	M1PWM1		WT2CCP1			
PD2	Ain5	Port	SSI3Rx	SSI1Rx		M0Fault0			WT3CCP0	USB0epen		
PD3	Ain4	Port	SSI3Tx	SSI1Tx				IDX0	WT3CCP1	USB0pflt		
PD6		Port	U2Rx			M0Fault0		PhA0	WT5CCP0			
PD7		Port	U2Tx					PhB0	WT5CCP1	NMI		
PE0	Ain3	Port	U7Rx									
PE1	Ain2	Port	U7Tx									
PE2	Ain1	Port										
PE3	Ain0	Port										
PE4	Ain9	Port	U5Rx		I ₂ C2SCL	M0PWM4	M1PWM2			CAN0Rx		
PE5	Ain8	Port	U5Tx		I ₂ C2SDA	M0PWM5	M1PWM3			CAN0Tx		
PF0		Port	U1RTS	SSI1Rx	CAN0Rx		M1PWM4	PhA0	T0CCP0	NMI	C0o	
PF1		Port	U1CTS	SSI1Tx			M1PWM5	PhB0	T0CCP1		C1o	TRD1
PF2		Port		SSI1Clk		M0Fault0	M1PWM6		T1CCP0			TRD0
PF3		Port		SSI1Fss	CAN0Tx		M1PWM7		T1CCP1			TRCLK
PF4				I			M1Fault0	IDX0	T2CCP0	USB0epen		

TM4C UART Setup

UARTO operation


- UART clock started in SYSCTL_RCGCUART_R
- Digital port clock started in SYSCTL_RCGCGPIO_R
- UARTO_CTL_R contains UART enable (UARTEN), Tx (TXE), and Rx enable (RXE)
 - set each to 1 to enable
 - UART disabled during initialization
- UART1_IBRD_R and UART1_FBRD_R specify baud rate
 - bit rate = (bus clock frequency)/(16*divider)
 - ex: want 19.2 kb/s and bus clock is 80 MHz
 - 80 MHz/(16*19.2 k) = 26.04167 = 11010.000011₂
 - Tx and Rx clock rates must be within 5% to avoid errors
- GPIO_PORTC_AFSEL_R to choose alternate function
- GPIO_PORTC_DEN_R Enable digital I/O on pins 1-0
- GPIO_PORTC_AMSEL_R no Analog I/O on pins 1-0
- write to UARTO_LCRH_R to activate


TM4C UART Programming

```
// Assumes a 80 MHz bus clock, creates 115200 baud rate
SYSCTL RCGCUART R |= 0x000000002; // activate UART1
 SYSCTL RCGCGPIO R |= 0x000000004; // activate port C
 UART1 CTL R &= ~0x00000001; // disable UART
 UART1 IBRD R = 43; // IBRD = int(80,000,000/(16*115,200)) = int(43.40278)
 UART1 FBRD R = 26; // FBRD = round(0.40278 * 64) = 26
 UART1 LCRH R = 0x00000070; // 8 bit, no parity bits, one stop, FIFOs
 UART1 CTL R |= 0x00000001; // enable UART
 GPIO PORTC AFSEL R |= 0x30; // enable alt funct on PC5-4
 GPIO PORTC DEN R |= 0x30; // configure PC5-4 as UART1
 GPIO PORTC PCTL R = (GPIO PORTC PCTL R&OxFF00FFFF) +0x00220000;
 GPIO PORTC AMSEL R &= ~0x30; // disable analog on PC5-4
```

UART Synchronization


Busy-wait operation





UART Busy-Wait Send/Recv


```
// Wait for new input,
// then return ASCII code
uint8 t UART InChar(void) {
 while ((UART1 FR R\&0x0010) != 0);
  // wait until RXFE is 0
  return((uint8 t)(UART1 DR R&OxFF));
// Wait for buffer to be not full,
// then output
void UART OutChar(uint8 t data) {
  while ((UART1 FR R\&0x0020) != 0);
  // wait until TXFF is 0
  UART1 DR R = data;
```



Stepper Motor




Stepper Motor




Steps / rev


Stepper Motor




Stepper Motor




Stepper Motor FSM



Stepper Motor Interface



Stepper Motor Interface




Clockwise 5,6,10,9,5,6,10,9,5,6,10,9,5,6,10,9,5,6,10,9,5,6,10,9,...

36 steps/revolution means each step changes angle by 10 degrees

Analog Watch Example

```
void SysTick_Wait(uint32_t delay){
     NVIC_ST_RELOAD_R = delay -1;
     NVIC_ST_CURRENT_R =0;
     while ((NVIC_ST_CTRL_R & 0x00010000) ==0){}
void SysTick_wait10ms(uint32_t delay){
             uint32_t i;
             for(i=0; i<delay;i++){ SysTick_Wait(800000);}
};
#define STEPPER (*((volatile unit32_t *) 0x4000703C))
     int main(void)
{
             int i,j;
             SYSCTL_RCGCGPIO_R |=0x08;
             GPIO_PORTD_DIR_R |=0xF;
             GPIO_PORTD_DEN_R |=0xF;
             while(1){
                           STEPPER = 10;
                           SysTick_wait10ms(5);
                           STEPPER = 9;
                           SysTick_wait10ms(5);
                           STEPPER = 5;
                           SysTick_wait10ms(5);
                           STEPPER = 6;
                           SysTick_wait10ms(5);}
```

Texas Instruments TM4C123



ARM Cortex-M Interrupts

Microcontroller Cortex-M processor Peripheral NVIC IRQs I/O port SysTick timer SysTick timer

ARM Cortex-M


□ Each interrupt source has a separate arm bit Set for those devices from which it wishes to accept interrupts, GPIO PORTF IM R |= 0x10; // arm interrupt on PF4 Deactivate in those devices from which interrupts are not allowed ☐ Each interrupt source has a separate **flag** bit hardware sets the flag when it wishes to request an interrupt GPIO_PORTF_ICR_R = 0x10; // acknowledge flag4 software clears the flag in ISR to signify it is processing the request ☐ Interrupt **enable** conditions in processor Global interrupt enable bit, I, in PRIMASK register EnableInterrupts();

Interrupt


The execution of the main program is suspended

- - the current instruction is finished,
 - suspend execution and push 8 registers (RO-R3, R12, LR, PC, PSR) on the stack
 - IPSR set to interrupt number
 - sets PC to ISR address
- The interrupt service routine (ISR) is executed
 - clears the flag that requested the interrupt
 - performs necessary operations
 - communicates using global variables
- The main program is resumed when ISR executes BX LR
 - pulls the 8 registers from the stack

Interrupt Program Status Register (ISPR)



Interrupt Context Switch



Interrupt Vectors

Vector address 0x00000038	Number 14	IRQ -2	ISR name in Startup.s PendSV Handler	NVIC NVIC SYS PRI3 R	Priority bits 23 - 21
0x0000003C	15	-1	SysTick Handler	NVIC SYS PRI3 R	31 – 29
0x00000040	16	0	GPIOPortA Handler	NVIC PRIO R	7-5
0x00000044	17	1	GPIOPortB Handler	NVIC PRIO R	15 - 13
0x00000048	18	2	GPIOPortC Handler	NVIC PRIO R	23 - 21
0x0000004C	19	3	GPIOPortD Handler	NVIC PRIO R	31 - 29
0x00000050	20	4	GPIOPortE Handler	NVIC PRI1 R	7-5
0x00000054	21	5	UARTO Handler	NVIC PRII R	15 - 13
0x00000058	22	6	UART1 Handler	NVIC PRI1 R	23-21
0x0000005C	23	7	SSIO Handler	NVIC PRII R	31 - 29
0x00000060	24	8	I2CO Handler	NVIC PRI2 R	7-5
0x00000064	25	9	PWM0Fault Handler	NVIC PRI2 R	15 - 13
0x00000068	26	10	PWM0 Handler	NVIC PRI2 R	23 - 21
0x0000006C	27	11	PWM1 Handler	NVIC PRI2 R	31-29
0x00000070	28	12	PWM2 Handler	NVIC PRI3 R	7-5
0x00000074	29	13	QuadratureO Handler	NVIC PRI3 R	15 - 13
0x00000078	30	14	ADCO Handler	NVIC PRI3 R	23 - 21
0x0000007C	31	15	ADC1 Handler	NVIC PRI3 R	31 - 29
0x00000080	32	16	ADC2 Handler	NVIC PRI4 R	7-5
0x00000084	33	17	ADC3 Handler	NVIC PRI4 R	15 - 13
0x00000088	34	18	WDT Handler	NVIC PRI4 R	23 - 21
0x0000008C	35	19	TimerOA Handler	NVIC PRI4 R	31 - 29
0x00000090	36	20	TimerOB Handler	NVIC PRIS R	7-5
0x00000094	37	21	Timer1A Handler	NVIC PRI5 R	15-13
0x00000098	38	22	Timer1B Handler	NVIC PRI5 R	23 - 21
0x0000009C	39	23	Timer2A Handler	NVIC PRI5 R	31 - 29
0x000000A0	40	24	Timer2B Handler	NVIC PRI6 R	7-5
0x000000A4	41	25	CompO Handler	NVIC PRIG R	15 - 13
0x000000A8	42	26	Comp1 Handler	NVIC PRIS R	23 - 21
0x000000AC	43	27	Comp2 Handler	NVIC PRIG R	31 - 29
0x000000B0	44	28	SysCtl Handler	NVIC PRI7 R	7 – 5
0x000000B4	45	29	FlashCtl Handler	NVIC PRI7 R	15 - 13

Interrupt Vectors

Vector address 0x000000B8 Number 46 IRQ 30 ISR

NVIC

Prority bit 23-21

GPIOPortFHandler NVIC_PRI7_R

Priority registers on the NVIC

Address	31-29	23-21	15-13	7-5	Name
0xE000E400	GPIO Port D	GPIO Port C	GPIO Port B	GPIO Port A	NVIC_PRIO_R
0xE000E404	SSIO, Rx Tx	UART1, Rx Tx	UARTO, Rx Tx	GPIO Port E	NVIC_PRI1_R
0xE000E408	PWM Gen 1	PWM Gen 0	PWM Fault	I2C0	NVIC_PRI2_R
0xE000E40C	ADC Seq 1	ADC Seq 0	Quad Encoder	PWM Gen 2	NVIC_PRI3_R
0xE000E410	Timer 0A	Watchdog	ADC Seq 3	ADC Seq 2	NVIC_PRI4_R
0xE000E414	Timer 2A	Timer 1B	Timer 1A	Timer 0B	NVIC_PRI5_R
0xE000E418	Comp 2	Comp 1	Comp 0	Timer 2B	NVIC_PRI6_R
0xE000E41C	GPIO Port G	GPIO Port F	Flash Control	System Control	NVIC_PRI7_R
0xE000E420	Timer 3A	SSI1, Rx Tx	UART2, Rx Tx	GPIO Port H	NVIC_PRI8_R
0xE000E424	CAN0	Quad Encoder 1	I2C1	Timer 3B	NVIC_PRI9_R
0xE000E428	Hibernate	Ethernet	CAN2	CANI	NVIC_PRI10_R
0xE000E42C	uDMA Error	uDMA Soft Tfr	PWM Gen 3	USB0	NVIC_PRI11_R
0xE000ED20	SysTick	PendSV	-	Debug	NVIC_SYS_PRI3_R

NVIC enable registers

Address	31	30	29- 7	6	5	4	3	2	1	0	Name
0xE000E100	G	F		UARTI	UART0	Е	D	С	В	A	NVIC_EN0_R
0xE000E104	, 	- 100 - 5			Political America		200		UART2	Н	NVIC_EN1_R

PortF Interrupt Initialization

```
void EdgeCounter Init(void){
 SYSCTL RCGCGPIO R |= 0x00000020; // activate port F
 FallingEdges = 0;
 GPIO PORTF DIR R &= ^{\circ}0x10; // make PF4 in (built-in button)
 GPIO PORTF DEN R |= 0x10; // enable digital I/O on PF4
 GPIO_PORTF_PUR_R |= 0x10; // enable weak pull-up on PF4
 GPIO_PORTF_IS_R &= ~0x10; // PF4 is edge-sensitive
 GPIO PORTF IBE R &= ^{\circ}0x10; // PF4 is not both edges
 GPIO_PORTF_IEV_R &= ~0x10; // PF4 falling edge event
 GPIO PORTF ICR R = 0x10; // clear flag4
 GPIO PORTF IM R |= 0x10; // arm interrupt on PF4
 NVIC PRI7 R = (NVIC PRI7 R&0xFF00FFFF) | 0x00A00000; // priority 5
 NVIC ENO R = 0x400000000; // enable interrupt 30 in NVIC
EnableInterrupts(); // Enable global Interrupt flag (I)
```

PortF Handler

```
void GPIOPortF_Handler(void){
   GPIO_PORTF_ICR_R = 0x10;  // acknowledge flag4
   FallingEdges = FallingEdges + 1;
}
```