





All drawings




Multiplexer



s	output
0	imm
1	ALU




Register



- if $reset$ is **low**, the multiplexer selects the reset value (zero) to output to the register
- if $Enable$ is high, the and gate allows the input data (d) to pass to the multiplexer.
- clock
on the clock edge, the register updates its value based on the multiplexer output.
- output (q)
The stored value is output from the register, reflecting the last loaded value or reset state

Counter



if reset is low \rightarrow the counter is reset to 0

if load is high, the counter value is updated with load-data

if en is high, the counter increments by 1

[All operations occur on the rising edge of the clock]

