

BANGLADESH UNIVERSITY OF ENGINEERING AND
TECHNOLOGY

CSE306 : COMPUTER ARCHITECTURE SESSIONAL

4-bit MIPS Design, Simulation, and Implementation

Section: B1

Group: 04

Participating Rolls:

1905065

1905067

1905069

1905076

1905077

Submitted to

Dr. Rifat Shahriyar

Md. Toufikuzzaman

March 1, 2023



1 Introduction

MIPS is a RISC (Reduced Instruction Set Computer) ISA (Instruction Set Architecture). Instructions of MIPS are fixed, thus ensuring regularity. Here is an example of add instruction.

Operation	Instruction	Action
Addition	add \$t2, \$t1, \$t3	$\$t2 = \$t1 + \$t3$

Here, \$t1, \$t2, \$t3 are registers that hold values. To evaluate an expression $x = a + b - c$, we would do the following.

add \$t0, \$t1, \$t2 $[x = a + b]$

add \$t0, \$t0, \$t3 $[x = x + c \text{ or } x = a + b + c]$

According to MIPS instruction rules, arithmetic operations can only take registers as arguments, size of a register is 32 bits and there are 32 registers in total.

A datapath is built with registers, ALUs, MUXs, memories, and controls elements that can process data and addresses in the CPU. MIPS instructions are fed through a datapath to perform various instructions like addition, load/store, branching, or jump.

2 Problem Specification

2.1 Instruction Set

For this assignment, we have been tasked with implementing a modified and reduced version of the MIPS instruction set. Our implementation will feature an 8-bit address bus and a 4-bit data bus, as well as a 4-bit ALU, hence the name 4-bit MIPS.

As part of our design, we need to include several temporary registers, including \$zero, \$t0, \$t1, \$t2, \$t3, and \$t4.

Instruction set for our MIPS is given below.

Instruction ID	Instruction Type	Instruction
A	Arithmetic	add
B	Arithmetic	addi
C	Arithmetic	sub
D	Arithmetic	subi
E	Logic	and
F	Logic	andi
G	Logic	or
H	Logic	ori
I	Logic	sll
J	Logic	srl
K	Logic	nor
L	Memory	lw
M	Memory	sw
N	Control	beq
O	Control	bneq
P	Control	j

Instruction Set Description

Our MIPS instruction would be 16 bits long following these 4 formats.

- R-type

Opcode	Src Reg 1	Src Reg 2	Dst Reg
4-bits	4-bits	4-bits	4-bits
- S-type

Opcode	Src Reg 1	Dst Reg	Shamt
4-bits	4-bits	4-bits	4-bits
- I-type

Opcode	Src Reg 1	Src Reg 2/Dst Reg	Addr./Immdt.
4-bits	4-bits	4-bits	4-bits
- J-type


Opcode	Target Jump Address	0
4-bits	8-bits	4-bits

MIPS Instruction Format

Opcodes of the instructions are of 4 bits, so between 0 and 15. We're given the Instruction assignment *JMFBDLIGHPOENACK*. So, our instruction set would be something like this.

Opcode	Instruction Type	Instruction
0000	Logic	srl
0001	Memory	sw
0010	Logic	andi
0011	Arithmetic	addi
0100	Arithmetic	subi
0101	Memory	lw
0110	Logic	sll
0111	Logic	or
1000	Logic	ori
1001	Control	j
1010	Control	bneq
1011	Logic	and
1100	Control	beq
1101	Arithmetic	add
1110	Arithmetic	sub
1111	Logic	nor

3 MIPS Processor Block Diagram



32 bit pc block diagram


4 Detailed Design Steps

We shall describe the design steps by listing and detailing out each of the major individual components.

4.1 Instruction Memory

We have used atMega32A arrays to store the instructions in our instruction memory. The instructions were provided to us as input and then converted to MIPS instruction code, resulting in 16-bit instructions. These instructions were divided into four 4-bit values: the first 4 bits represented the destination register or immediate value, the next 4 bits represented the second source register or destination register, the subsequent 4 bits represented the first source register, and the final 4 bits represented the Opcode that indicated the type of instruction. As the PC value is incremented, the instruction memory outputs a new instruction.

Since instruction memory is independent of clock, we used one of the pins this atMega to generate a clock pulse that will be used in devices that are dependent on clock.




ALU Encapsulated

4.3 Control Unit

In the control unit, we set the values for our MUX and branch operations based on the provided instruction set for each group. To do this, we use a 16-bit ROM, where we store the hexadecimal values for the different operations.

When we receive the 4-bit OpCode, we use it to select the corresponding operation from the ROM. The ROM outputs 9 selector bits for the operation, as well as a 3-bit ALUOp that is used to control the operation of the 4-bit ALU.



Control


4.4 Program Count Register

This is a simple negative edge 8 bit Register.

To store the value of our PC at any given time, we use a PC register. This register consists of 4 D-flip flops, which are used to store the PC value.

In every clock cycle, the PC register outputs the stored value of the PC, while the current PC instruction is being executed. At the same time, the PC instruction sends the next value for the PC as an input for the PC register. The next value can either be PC+1 or


PC+jump amount, depending on the specific instruction being executed.
We used an atMega to emulate the behaviour of a register.



8 bit Register


4.5 Register File

To implement our register file, we first created a file consisting of 7 registers. Among these registers, we implemented 5 temporary registers, namely \$t0, \$t1, \$t2, \$t3, and \$t4. Additionally, we used the \$sp register to handle stack push and pop instructions, and implemented the \$zero register to handle arithmetic operations with zero value.



Registers


In order to read from or write to a register, the register file takes the two register address as inputs. We also need to provide a write data value and the corresponding write register address as input when writing to a register. However, if we are executing a store word instruction, we do not need to write in the register file. Therefore, we take a selection bit, RegWrite, as an input to determine whether we need to write the value or not. We kept a pin for showReg flag: this allows us to halt register file operation and show the data of the register whose address has been provided, one at a time.



Register File with Controls

4.6 Data Memory

Data Memory is our storage for memory . It takes 4 bit memory address to write and the data to write in the 16B RAM. Now there can be read from memory in lw instruction and write in memory in store word instruction, using MemWrite flag from control and a rising edge in clock is detected. So based on two selector bits , we select our operation either to read or write . For memory read (lw) , the output is our 4 bit memory data, when MemRead flag is turned on.




Data Memory

4.7 Instruction Fetch Calculation and Additional Multiplexers

For our 4 bit PC , we used 7483 Adder to calculate the value of PC. Here the value of our PC can be either PC+1 or PC+1+branch distance. For the simplicity of implementation , we used the value of cin as 1. As a result we needed only two 4 bit adder to implement the addition.


Numerous multiplexers were used to control the direction of the data to input pins.

Mux	Selector Pin	Input 0	Input 1	Description
mux1	RegDst	ins 4:7	ins 0:3	Decide register write address
mux2	ALUsrc	Register File DH	ins 0:3	Decides between register data and immediate data
mux3	MemtoReg	ALU output	Data Memory output	Sends either ALU output or data memory info
branch	bsel	GND	ins 0:3	Sends branch amount to be added
jump	jump	pc 0:7	ins 4:11	Decides next pc based on jump




5 Diagrams

5.1 Circuit Diagram



5.2 atMega32A Pin Diagrams



Atmegas and pins used

6 Tools and Apparatus

6.1 Integrated Circuits

IC Number	IC Name	Count
ATMEGA32A	40 pin microprocessor	6
SN74HC83N	4bit Binary Full Adder	2
SN74HC157N	Quad 2 to 1 MUX	7

6.2 Simulator

Software: Logisim

Version: logisim-win-2.7.1

Find all codes and implementations here :

https://github.com/MashroorHB/306-Computer-Architecture/tree/main/3-4_bit_PC_mips

7 Discussion

1. For implementing the circuit in software level , we used 7400-library integrated circuits. In hardware level, necessary coding has been done at ATMEGA level.
2. In hardware level, we showed the value of each register by setting ShowReg in the register file On. From the ALU, we demonstrated output in each step of operation. The value of PC was also shown for each clock cycle. The value of each data memory was also visible at software level.
3. All of our ATmega were tested before integrating it to our final circuit.
4. Wires with different sizes were used to make the whole circuit organized and easily understandable for the user.
5. The outputs were checked multiple times for a large number of input test cases to ensure that our circuit satisfies the expected output values from the given input file.
6. In order to optimize the number of IC , we performed $PC+1$ using the C_{in} value of the adder instead of using a separate adder. Similarly instead of generating a circuit to create a selector bit bsel (whether to branch or not) , we calculated the value in ATmega designated for ALU operation .
7. Clock pulse was provided using an SPDT switch. In addition, automatic clock has been generated from an idle atMega, which can be connected to the clock circuit whenever needed.