



ST7735R

262K Color Single-Chip TFT Controller/Driver

1 Introduction

The ST7735R is a single-chip controller/driver for 262K-color, graphic type TFT-LCD. It consists of 396 source line and 162 gate line driving circuits. This chip is capable of connecting directly to an external microprocessor, and accepts Serial Peripheral Interface (SPI), 8-bit/9-bit/16-bit/18-bit parallel interface. Display data can be stored in the on-chip display data RAM of 132 x 162 x 18 bits. It can perform display data RAM read/write operation with no external operation clock to minimize power consumption. In addition, because of the integrated power supply circuits necessary to drive liquid crystal, it is possible to make a display system with fewer components.

2 Features

Single chip TFT-LCD Controller/Driver with RAM On-chip Display Data RAM (i.e. Frame Memory) $132 (H) \times RGB \times 162 (V)$ bits

LCD Driver Output Circuits:

Source Outputs: 132 RGB channels Gate Outputs: 162 channels Common electrode output

Display Colors (Color Mode)

Full Color: 262K, RGB=(666) max., Idle Mode OFF Color Reduce: 8-color, RGB=(111), Idle Mode ON

Programmable Pixel Color Format (Color Depth) for Various Display Data input Format

12-bit/pixel: RGB=(444) using the 384k-bit frame memory and LUT

16-bit/pixel: RGB=(565) using the 384k-bit frame memory

18-bit/pixel: RGB=(666) using the 384k-bit frame memory and LUT

Various Interfaces

Parallel 8080-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) Parallel 6800-series MCU Interface (8-bit, 9-bit, 16-bit & 18-bit) 3-line serial interface 4-line serial interface

Display Features

Support both normal-black & normal-white LC Software programmable color depth mode

Built-in Circuits

DC/DC converter
Adjustable VCOM generation
Non-volatile (NV) memory to store initial register setting
Oscillator for display clock generation
Factory default value (module ID, module version, etc) are
stored in NV memory
Timing controller

Built-in NV Memory for LCD Initial Register Setting

7-bits for ID3 8-bits for ID3 7-bits for VCOM adjustment

Wide Supply Voltage Range

I/O Voltage (VDDI to DGND): 1.65V~3.7V (VDDI ≤ VDD) Analog Voltage (VDD to AGND): 2.3V~4.8V

On-Chip Power System

Source Voltage (GVDD to AGND): 3.0V~4.5V VCOM level (VCOM to AGND): -0.4V to -2.0V Gate driver HIGH level (VGH to AGND): +10.0V to +15V Gate driver LOW level (VGL to AGND): -13V to -7.5V

Operating Temperature: -30℃ to +85℃


ST7735R

Parallel Interface: 8080,6800(8-bit/9-bit/16-bit/18-bit) Serial Interface: 3-line, 4-line

ST

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

5 Block diagram





6 Driver IC Pin Description

6.1 Power Supply Pin

Name	1/0	Description	Connect pin
VDD	I	Power supply for analog, digital system and booster circuit.	VDD
VDDI	I	Power supply for I/O system.	VDDI
AGND	I	System ground for analog system and booster circuit.	GND
DGND	I	System ground for I/O system and digital system.	GND

6.2 Interface logic pin

Name	I/O		Description										
		-8080/680	00 MCU	interface mode select.									
P68	ı	-P68='1',	-P68='1', select 6800 MCU parallel interface.										
F00	I	-P68='0',	select 8	080 MCU parallel interface.	DGND/VDDI								
		-If not use	ed, pleas	se fix this pin at DGND level.									
		MCU Para	allel inte	rface bus and Serial interface select									
IM2	I	IM2='1', F	Parallel i	nterface	DGND/VDDI								
		IM2='0', S	Serial int	erface									
		- MCU pa	rallel int	erface type selection									
		-If not use	d, pleas	se fix this pin at VDDI or DGND level.									
		IM1	IM0	Parallel interface									
IM1,IM0	I	0	0	MCU 8-bit parallel	DGND/VDDI								
		0	1	MCU 16-bit parallel									
					1	0	MCU 9-bit parallel						
		1	1	MCU 18-bit parallel									
		- SPI4W=	'0', 3-lin	e SPI enable.									
SPI4W	I	- 1	1	I	I	I	- 1	1	1	- SPI4W=	'1', 4-lin	e SPI enable.	DGND/VDDI
		-If not use											
		-This sign	al will re	eset the device and it must be applied to properly									
RESX	1	initialize tl	he chip.		MCU								
		-Signal is	active lo	DW.									
CSX	ı	-Chip sele	ection pi	n	MCU								
	'	-Low enal	ole.		IVIOO								
		-Display c	lata/com	nmand selection pin in MCU interface.									
D/CX		-D/CX='1'	: display	data or parameter.									
(SCL)	I	-D/CX='0'	MCU										
(002)		-In serial i											
		-If not use	ed, pleas	se fix this pin at VDDI or DGND level.									
RDX	ı	-Read ena	able in 8	080 MCU parallel interface.	MCU								
NDA	•	-If not used, please fix this pin at VDDI or DGND level.			WIOO								

ST7735R

WRX		-Write enable in MCU parallel interface.	
	1	-In 4-line SPI, this pin is used as D/CX (data/ command selection).	MCU
(D/CX)		-If not used, please fix this pin at VDDI or DGND level.	
		-D[17:0] are used as MCU parallel interface data bus.	
D[47.0]	I/O	-D0 is the serial input/output signal in serial interface mode.	MOLL
D[17:0]	1/0	-In serial interface, D[17:1] are not used and should be fixed at VDDI or	MCU
		DGND level.	
		-Tearing effect output pin to synchronies MCU to frame rate, activated	
TE	0	by S/W command.	MCU
		-If not used, please open this pin.	
		-Monitoring pin of internal oscillator clock and is turned ON/OFF by	
000		S/W command.	
osc	0	-When this pin is inactive (function OFF), this pin is DGND level.	-
		-If not used, please open this pin.	

Note1. When in parallel mode, no use data pin must be connected to "1" or "0".

Note2. When CSX="1", there is no influence to the parallel and serial interface.

6.3 Mode selection pin

Name	I/O		Connect pin		
		-During normal operation, p	olease open this	s pin.	
		EXTC Enable/dis			
EXTC	1	0	Normal opera	ation mode	Open
		1	Use NVM co	mmand set	
		Danal resolution coloation	nina		
		-Panel resolution selection	piris.		
0.44			Selection of par	nel resolution	
GM1, GM0	I	1 0		ici resolution	VDDI/DGND
Givio			x 162 (S1~S39	6 & G1~G162 output)	
		 	,	0 & G2~G161 output)	
		-RGB direction select H/W	nin for color filt	or sotting	
		SRGB	RGB arrar		
SRGB	ı			der = 'R', 'G', 'B'	VDDI/DGND
		1 S1, S2, S3 filter order = 'B', 'G', 'R'			
		-Module source output dire	ction H/W selec	etion nin	
	I			of source output	
SMX		GM=		GM= '11'	VDDI/DGND
O.W.X		0 S1 ->	S396	S7 -> S390	V35,175,115
		1 S396	-> S1	S390 -> S7	
		-Module Gate output directi	ion H/W selecti	on pin.	
		SMY Sc	anning directio	n of gate output	
SMY	I	GM=	'00'	GM= '11'	VDDI/DGND
		0 G1 ->	G162	G2 -> G161	
		1 G162	-> G1	G161 -> G2	
		-Liquid crystal (LC) type se	lection pins.		
		LCM	Selection o	f LC type	
LCM	I	0	Normally wh	ite LC type	VDDI/DGND
		1	Normally bla	ck LC type	
		-Gamma curve selection of	<u> </u>		
		-Gamma curve selection pin. GS Selection of gamma curve		amma curve	
GS	I		<u> </u>	GC2=2.2, GC3=1.8	VDDI/DGND
				GC2=2.5, GC3=1.0	
			•		

ST7735R

VPP	I	When writing	When writing NVM, it needs external power supply voltage (7.5V).						
			select horizontal line number in TE signal. nly for GM[1:0]='00' mode						
TESEL	ı	TESEL	Selection of gamma curve	VDDI/DGND					
		0	TE output 162 lines						
		1	TE output 160 lines						

6.4 Driver output pins

Name	I/O	Description	Connect pin	
S1 to S396	0	- Source driver output pins.	-	
G1 to G162	0	- Gate driver output pins.	-	
AVDD	AVDD O Power pin for analog circuits. Connect a capacitor for stabilization.			
AVCL	0	- A power supply pin for generating GVCL Connect a capacitor for stabilization.	Capacitor	
VGH	0	- Power output pin for gate driver		
VGL	0	- Power output (Negative) pin for gate driver		
GVDD	0	 - A power output of grayscale voltage generator. - When internal GVDD generator is not used, connect an external power supply (AVDD-0.5V) to this pin. 		
GVCL	0	 - A power output(Negative) of grayscale voltage generator. - When internal GVCL generator is not used, connect an external power supply (AVCL+0.5V) to this pin. 	-	
VCOM	0	- A power supply for the TFT-LCD common electrode.	Common electrode	
VCC	0	- Monitoring pin of internal digital reference voltage Please open these pins.		
VDDIO	0	- VDDI voltage output level for monitoring.	-	
DGNDO	0	- DGND voltage output level for monitoring.	-	

ST7735R

6.5 Test pins

Name	I/O	Description	Connect pin
TEST2P		-These test pins for Driver vender test used.	DGND
TEST1P	'	-Please connect these pins to DGND.	DGND
TESTOP[8]			
TESTOP[7]			
TESTOP[6]			
TESTOP[5]	0	-These test pins for Driver vender test used.	Open
TESTOP[4]		-Please open these pins.	Open
TESTOP[3]			
TESTOP[2]			
TESTOP[1]			
		-These pins are dummy (have no function inside).	
Dummy	-	-Can allow signal traces pass through these pads on TFT glass.	Open
		-Please open these pins.	



7 Driver electrical characteristics

7.1 Absolute operation range

Item	Symbol	Rating	Unit
Supply voltage	VDD	- 0.3 ~ +4.6	V
Supply voltage (Logic)	VDDI	- 0.3 ~ +4.6	V
Supply voltage (Digital)	VCC	-0.3 ~ +1.95	V
Driver supply voltage	VGH-VGL	-0.3 ~ +30.0	V
Logic input voltage range	VIN	0.3 ~ VDDI + 0.3	V
Logic output voltage range	VO	0.3 ~ VDDI + 0.3	V
Operating temperature range	TOPR	-30 ~ +85	$^{\circ}\!\mathbb{C}$
Storage temperature range	TSTG	-40 ~ +125	$^{\circ}\!\mathbb{C}$

Note: If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.



7.2 DC characteristic

Parameter	Symbo	Condition	S	pecificat	ion	Uni	Related
Parameter	I	Condition	Min	Тур	Max	t	Pins
System voltage	VDD	Operating voltage	2.3	2.75	4.8	V	
Interface operation voltage	VDDI	I/O supply voltage	1.65	1.8	3.7	V	
Gate driver high voltage	VGH		10		15	V	
Gate driver low voltage	VGL		-12.4		-7.5	V	
Gate driver supply voltage		VGH-VGL	17.5		27.5	V	
		Input / Ou	tput				
Logic-high input voltage	VIH		0.7VDDI		VDDI	V	Note 1
Logic-low input voltage	VIL		VSS		0.3VDDI	V	Note 1
Logic-high output voltage	VOH	IOH = -1.0mA	0.8VDDI		VDDI	V	Note 1
Logic-low output voltage	VOL	IOL = +1.0mA	VSS		0.2VDDI	V	Note 1
Logic-high input current	IIH	VIN = VDDI			1	uA	Note 1
Logic-low input current	IIL	VIN = VSS	-1			uA	Note 1
Input leakage current	IIL	IOH = -1.0mA	-0.1		+0.1	uA	Note 1
		VCOM vol	tage				
VCOM amplitude	VCOM		-2		-0.425	V	
		Source dr	iver				
Source output range	Vsout		0.1		GVDD	V	
Gamma reference voltage	GVDD		3.0		5.0	V	
Source output settling time	Tr	Below with 99% precision			20	us	Note 2
Output offset voltage	Voffset				35	mV	Note 3

Notes:

^{1.} TA= -30 to 85 \mathcal{C} .

^{2.} Source channel loading= $2K\Omega+12pF$ /channel, Gate channel loading= $5K\Omega+40pF$ /channel.

^{3.} The Max. value is between measured point of source output and gamma setting value.



7.3 Power consumption

Ta=25°C , Frame rate = 60Hz, the registers setting are IC default setting.

		Current consumption					
Operation mode	Image	Тур	ical	Maximum			
Operation mode	illiage	IDDI	IDD	IDDI	IDD		
		(mA)	(mA)	(mA)	(mA)		
Normal mode	Note 1	TBD	TBD	TBD	TBD		
Normal mode	Note 2	TBD	TBD	TBD	TBD		
Dartial Lidla made (40 lines)	Note 1	TBD	TBD	TBD	TBD		
Partial + Idle mode (40 lines)	Note 2	TBD	TBD	TBD	TBD		
Sleep-in mode	N/A	TBD	TBD	TBD	TBD		

Notes:

- 1. All pixels black.
- 2. All pixels white.
- 3. The Current Consumption is DC characteristics of ST7735R.
- 4. Typical: VDDI=1.8V, VDD=2.75V; Maximum: VDDI=1.65 to 3.7V, VDD=2.3 to 4.8V

8 Timing chart

8.1 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (8080 series MCU interface)





Figure 8.1.1 Parallel interface timing characteristics (8080 series MCU interface)

Ta=25 $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	TAST	Address setup time	10		ns	
DICX	TAHT	Address hold time (Write/Read)	10		ns	-
	TCHW	Chip select "H" pulse width	0		ns	
	TCS	Chip select setup time (Write)	15		ns	
CSX	TRCS	Chip select setup time (Read ID)	45		ns	
CSA	TRCSFM	Chip select setup time (Read FM)	355		ns	_
	TCSF	Chip select wait time (Write/Read)	10		ns	
	TCSH	Chip select hold time	10		ns	
	TWC	Write cycle	66		ns	
WRX	TWRH	Control pulse "H" duration	15		ns	
	TWRL	Control pulse "L" duration	15		ns	
	TRC	Read cycle (ID)	160		ns	
RDX (ID)	TRDH	Control pulse "H" duration (ID)	90		ns	When read ID data
	TRDL	Control pulse "L" duration (ID)	45		ns	
	TRCFM	Read cycle (FM)	450		ns	When read from frame
RDX (FM)	TRDHFM	Control pulse "H" duration (FM)	90		ns	memory
	TRDLFM	Control pulse "L" duration (FM)	355		ns	memory
	TDST	Data setup time	10		ns	
	TDHT	Data hold time	10		ns	
D[17:0]	TRAT	Read access time (ID)		40	ns	For CL=30pF
	TRATFM	Read access time (FM)		340	ns	
	TODH	Output disable time	20	80	ns	

Table 8.1.1 8080 parallel Interface Characteristics

ST7735R



8.1.2 Rising and falling timing for input and output signal




Figure 8.1.3 Chip selection (CSX) timing




Figure 8.1.4 Write-to-read and read-to-write timing

8.2 Parallel interface characteristics: 18, 16, 9 or 8-bit bus (6800 series MCU interface)




Figure 8.2.1Parallel interface timing characteristics (6800-series MCU interface)

Ta=25 °C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T _{AST}	Address setup time	10		ns	
D/CX	T _{AHT}	Address hold time (Write/Read)	10		ns	-
	T _{CHW}	Chip select "H" pulse width	0		ns	
	T _{CS}	Chip select setup time (Write)	15		ns	
CSX	T _{RCS}	Chip select setup time (Read ID)	45		ns	
CSA	T _{RCSFM}	Chip select setup time (Read FM)	355		ns] -
	T _{CSF}	Chip select wait time (Write/Read)	10		ns	
	T _{CSH}	Chip select hold time	10		ns	
	T _{WC}	Write cycle	66		ns	
WRX	T _{WRH}	Control pulse "H" duration	15		ns	
	T _{WRL}	Control pulse "L" duration	15		ns	
	T _{RC}	Read cycle (ID)	160		ns	
RDX (ID)	T_{RDH}	Control pulse "H" duration (ID)	90		ns	When read ID data
	T_{RDL}	Control pulse "L" duration (ID)	45		ns	
	T _{RCFM}	Read cycle (FM)	450		ns	When read from frame
RDX (FM)	T _{RDHFM}	Control pulse "H" duration (FM)	90		ns	
	T _{RDLFM}	Control pulse "L" duration (FM)	355		ns	memory
	T _{DST}	Data setup time	10		ns	For maximum CL=30pF
D[17:0]	T _{DHT}	Data hold time	10		ns	For minimum CL=8pF
	T _{ODH}	Output disable time	20	80	ns	7 TOT THIS HILLION

Table 8.2.1 6800 parallel Interface Characteristics

8.3 Serial interface characteristics (3-line serial)




Figure 8.3.1 3-line serial interface timing

Ta=25 $\,^{\circ}$ C , VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	Min	Max	Unit	Description
	TCSS	Chip select setup time (write)	15		ns	
	TCSH	Chip select hold time (write)	15		ns	
CSX	TCSS	Chip select setup time (read)	60		ns	
	TSCC	Chip select hold time (read)	65		ns	
	TCHW	Chip select "H" pulse width	40		ns	
	TSCYCW	Serial clock cycle (Write)	66		ns	
	TSHW	SCL "H" pulse width (Write)	15		ns	
SCL	TSLW	SCL "L" pulse width (Write)	15		ns	
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	
	TSHR	SCL "H" pulse width (Read)	60		ns	
	TSLR	SCL "L" pulse width (Read)	60		ns	
OD A	TSDS	Data setup time	10		ns	
SDA	TSDH	Data hold time	10		ns	For maximum CL=30pF
(DIN) (DOUT)	TACC	Access time	10	50	ns	For minimum CL=8pF
(DOOT)	TOH	H Output disable time		50	ns	

Table 8.3.1 3-line Serial Interface Characteristics

8.4 Serial interface characteristics (4-line serial)




Figure 8.4.1 4-line serial interface timing Ta=25 $^{\circ}$ C, VDDI=1.65~3.7V, VDD=2.3~4.8V

Signal	Symbol	Parameter	MIN	MAX	Unit	Description		
	TCSS	Chip select setup time (write)	45		ns			
	TCSH	Chip select hold time (write)	45		ns			
CSX	TCSS	Chip select setup time (read)	60		ns			
	TSCC	Chip select hold time (read)	65		ns			
	TCHW	Chip select "H" pulse width	40		ns	1		
	TSCYCW	Serial clock cycle (Write)	66		ns	wwite common d 0 date		
	TSHW	SCL "H" pulse width (Write)	15		ns	-write command & data ram		
SCL	TSLW	SCL "L" pulse width (Write)	15		ns			
SCL	TSCYCR	Serial clock cycle (Read)	150		ns	road command 8 data		
	TSHR	SCL "H" pulse width (Read)	60		ns	-read command & data		
	TSLR	SCL "L" pulse width (Read)	60		ns	- ram		
D/CX	TDCS	D/CX setup time	10		ns			
D/CX	TDCH	D/CX hold time	10		ns	1		
SDA (DIN) (DOUT)	TSDS	Data setup time	10		ns			
	TSDH	Data hold time	10		ns	For maximum CL=30pF		
	TACC	Access time	10	50	ns	For minimum CL=8pF		
	TOH	Output disable time	15	50	ns	1		

Table 8.4.1 4-line Serial Interface Characteristics

9 Function description

9.1 Interface type selection

The selection of given interfaces are done by setting IM2, IM1, and IM0 pins as shown in following table.

P68	IM2	IM1	IM0	Interface	Read back selection
-	0	-	-	3-line serial interface	Via the read instruction
0	1	0	0	8080 MCU 8-bit parallel	RDX strobe (8-bit read data and 8-bit read parameter)
0	1	0	1	8080 MCU 16-bit parallel	RDX strobe (16-bit read data and 8-bit read parameter)
0	1	1	0	8080 MCU 9-bit parallel	RDX strobe (9-bit read data and 8-bit read parameter)
0	1	1	1	8080 MCU 18-bit parallel	RDX strobe (18-bit read data and 8-bit read parameter)
-	0	-	-	3-line serial interface	Via the read instruction
1	1	0	0	6800 MCU 8-bit parallel	E strobe (8-bit read data and 8-bit read parameter)
1	1	0	1	6800 MCU 16-bit parallel	E strobe (16-bit read data and 8-bit read parameter)
1	1	1	0	6800 MCU 9-bit parallel	E strobe (9-bit read data and 8-bit read parameter)
1	1	1	1	6800 MCU 18-bit parallel	E strobe (18-bit read data and 8-bit read parameter)

Table 9.1.1 Selection of MCU interface

P68	IM2	IM1	IMO	Interface	RDX	WRX	D/CX	Read back selection
-	0	-	-	3-line serial interface	Note1	Note1	SCL	D[17:1]: unused, D0: SDA
0	1	0	0	8080 8-bit parallel	RDX	WRX	D/CX	D[17:8]: unused, D7-D0: 8-bit data
0	1	0	1	8080 16-bit parallel	RDX	WRX	D/CX	D[17:16]: unused, D15-D0: 16-bit data
0	1	1	0	8080 9-bit parallel	RDX	WRX	D/CX	D[17:9]: unused, D8-D0: 9-bit data
0	1	1	1	8080 18-bit parallel	RDX	WRX	D/CX	D17-D0: 18-bit data
-	0	-	-	3-line serial interface	Note1	D/CX	SCL	D[17:1]: unused, D0: SDA
1	1	0	0	6800 8-bit parallel	Е	WRX	RS	D[17:8]: unused, D7-D0: 8-bit data
1	1	0	1	6800 16-bit parallel	Е	WRX	RS	D[17:16]: unused, D15-D0: 16-bit data
1	1	1	0	6800 9-bit parallel	Е	WRX	RS	D[17:9]: unused, D8-D0: 9-bit data
1	1	1	1	6800 18-bit parallel	Е	WRX	RS	D17-D0: 18-bit data

Table 9.1.2 Pin connection according to various MCU interface

Note: Unused pins can be open, or connected to DGND or VDDI.



9.2 8080-series MCU parallel interface (P68 = '0')

The MCU can use one of following interfaces: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-line with 16-data parallel interface or 21-lines with 18-data parallel interface. The chip-select CSX (active low) enables/disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write enable, RDX is the parallel data read enable and D[17:0] is parallel data bus.

The LCD driver reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits is either display data or command parameter. When D/C='0', D[17:0] bits is command. The interface functions of 8080-series parallel interface are given in following table.

IM2	IM1	IMO	Interface	D/CX	RDX	WRX	Read back selection									
			0	1	↑	Write 8-bit command (D7 to D0)										
	0	_	8-bit	1	1	↑	Write 8-bit display data or 8-bit parameter (D7 to D0)									
1	0	0	parallel	1	1	1	Read 8-bit display data (D7 to D0)									
				1	↑	1	Read 8-bit parameter or status (D7 to D0)									
				0	1	↑	Write 8-bit command (D7 to D0)									
	0	,	16-bit	1	1	↑	Write 16-bit display data or 8-bit parameter (D15 to D0)									
'	1 0 1	l I	parallel	1	↑	1	Read 16-bit display data (D15 to D0)									
				1	1	1	Read 8-bit parameter or status (D7 to D0)									
			0	1	↑	Write 8-bit command (D7 to D0)										
	1	_	9-bit	1	1	↑	Write 9-bit display data or 8-bit parameter (D8 to D0)									
1	1	0	U	0	0	0	U	U	U	U	U	parallel	1	1	1	Read 9-bit display data (D8 to D0)
				1	1	1	Read 8-bit parameter or status (D7 to D0)									
									0	1	↑	Write 8-bit command (D7 to D0)				
	4	4	18-bit	1	1	↑	Write 18-bit display data or 8-bit parameter (D17 to D0)									
]	1 1 1	7	1	parallel	1	1	1	Read 18-bit display data (D17 to D0)								
				1	↑	1	Read 8-bit parameter or status (D7 to D0)									

Table 9.2.1 the function of 8080-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

9.2.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control signals (D/CX, RDX, WRX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.2.1 8080-series WRX protocol

Note: WRX is an unsynchronized signal (It can be stopped).




Figure 9.2.2 8080-series parallel bus protocol, write to register or display RAM



9.2.2 Read cycle sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Figure 9.2.3 8080-series RDX protocol

Note: RDX is an unsynchronized signal (It can be stopped).




Figure 9.2.4 8080-series parallel bus protocol, read data from register or display RAM

9.3 6800-series MCU parallel interface (P68 = '1')

The MCU uses one of following interface: 11-lines with 8-data parallel interface, 12-lines with 9-data parallel interface, 19-lines with 16-data parallel interface, or 21-lines with 18-data parallel interface. The chip-select CSX(active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. The R/WX is the Read/Write flag and D[17:0] is parallel data bus.

The LCD driver reads the data at the falling edge of E signal when R/WX= '1' and Writes the data at the falling of the E signal when R/WX='0'. The D/CX is the data/command flag. When D/CX='1', D[17:0] bits are display RAM data or command parameters. When D/C= '0', D[17:0] bits are commands.

The 6800-series bi-directional interface can be used for communication between the micro controller and LCD driver. The selection of this interface is done when P68 pin is high state (VDDI). Interface bus width can be selected with IM2, IM1 and IM0. The interface functions of 6800-series parallel interface are given in Table 8.1.1.

P68	IM2	IM1	IM0	Interface	D/CX	R/WX	E	Function
	1 0 0			8-bit Parallel	0	0	\downarrow	Write 8-bit command (D7 to D0)
1		h	0		1	0	\downarrow	Write 8-bit display data or 8-bit parameter (D7 to D0)
l'		0	O-bit i arallei	1	1	\downarrow	Read 8-bit Display data (D7 to D0)	
					1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)
	1 0 1			0	0	\downarrow	Write 8-bit command (D7 to D0)	
1		0	1	16-bit Parallel	1	0	\downarrow	Write 16-bit display data or 8-bit parameter (D15 to D0)
		٢	'		1	1	\downarrow	Read 16-bit Display data (D15 to D0)
				1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)	
					0	0	\downarrow	Write 8-bit command (D7 to D0)
1	1 1 0	0	9-bit Parallel	1	0	\downarrow	Write 9-bit display data or 8-bit parameter (D8 to D0)	
		U		1	1	\downarrow	Read 9-bit Display data (D8 to D0)	
				1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)	
	1 1			0	0	\downarrow	Write 8-bit command (D7 to D0)	
1		1	1	18-bit Parallel	1	0	\downarrow	Write 18-bit display data or 8-bit parameter (D17 to D0)
['		1	1	\downarrow	Read 18-bit Display data (D17 to D0)
					1	1	\downarrow	Read 8-bit parameter or status (D7 to D0)

Table 9.3.1 The function of 6800-series parallel interface

Note: applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh.

9.3.1 Write cycle sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (E low-high-low sequence) consists of 3 control signals (D/CX, E, R/WX) and data signals (D[17:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low (='0') and vice versa it is data (='1').




Figure 9.3.1 6800-Series Write Protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.2 6800-series parallel bus protocol, write to register or display RAM

9.3.2 9.3.2 Read cycle sequence

The read cycle (E low-high-low sequence) means that the host reads information from LCD driver via interface. The driver sends data (D[17:0]) to the host when there is a rising edge of E and the host reads data when there is a falling edge of E.




Figure 9.3.3 6800-series read protocol

Note: E is an unsynchronized signal (It can be stopped)




Figure 9.3.4 6800-series parallel bus protocol, read data form register or display RAM



9.4 Serial interface

The selection of this interface is done by IM2. See the Table 9.4.1.

IM2	4WSPI	Interface	Read back selection
0	0	3-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)
0	1	4-line serial interface	Via the read instruction (8-bit, 24-bit and 32-bit read parameter)

Table 9.4.2 Selection of serial interface

The serial interface is either 3-lines/9-bits or 4-lines/8-bts bi-directional interface for communication between the micro controller and the LCD driver. The 3-lines serial interface use: CSX (chip enable), SCL (serial clock) and SDA (serial data input/output), and the 4-lines serial interface use: CSX (chip enable), D/CX (data/ command flag), SCL (serial clock) and SDA (serial data input/output). Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.

9.4.1 Command Write Mode

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-lines serial data packet contains a control bit D/CX and a transmission byte. In 4-lines serial interface, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is "low", the transmission byte is interpreted as a command byte. If D/CX is "high", the transmission byte is stored in the display data RAM (memory write command), or command register as parameter.

Any instruction can be sent in any order to the driver. The MSB is transmitted first. The serial interface is initialized when CSX is high. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission.




Figure 9.4.1 Serial interface data stream format

When CSX is "high", SCL clock is ignored. During the high period of CSX the serial interface is initialized. At the falling edge of CSX, SCL can be high or low (see Figure 9.4.2). SDA is sampled at the rising edge of SCL. D/CX indicates whether the byte is command (D/CX='0') or parameter/RAM data (D/CX='1'). D/CX is sampled when first rising edge of SCL (3-lines serial interface) or 8th rising edge of SCL (4-lines serial interface). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-lines serial interface) or D7 (4-lines serial interface) of the next byte at the next rising edge of SCL..




Figure 9.4.3 3-line serial interface write protocol (write to register with control bit in transmission)




Figure 9.4.4 4-line serial interface write protocol (write to register with control bit in transmission)

9.4.2 Read Functions


The read mode of the interface means that the micro controller reads register value from the driver. To achieve read function, the micro controller first has to send a command (read ID or register command) and then the following byte is transmitted in the opposite direction. After that CSX is required to go to high before a new command is send (see the below figure). The driver samples the SDA (input data) at rising edge of SCL, but shifts SDA (output data) at the falling edge of SCL. Thus the micro controller is supported to read at the rising edge of SCL.

After the read status command has been sent, the SDA line must be set to tri-state no later than at the falling edge of SCL of the last bit.




9.4.3 3-line serial protocol

3-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



3-line serial protocol (for RDDID command: 24-bit read)



3-line Serial Protocol (for RDDST command: 32-bit read)





Figure 9.4.5 3-line serial interface read protocol


:

9.4.4 4-line serial protocol

4-line serial protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read):



4-line serial protocol (for RDDID command: 24-bit read)



4-line Serial Protocol (for RDDST command: 32-bit read)




Figure 9.4.6 4-line serial interface read protocol

9.5 Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been HIGH state. See the following example




Figure 9.5.1 Serial bus protocol, write mode - interrupted by RESX

If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example




Figure 9.5.2 Serial bus protocol, write mode - interrupted by CSX

If 1, 2 or more parameter commands are being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 9.5.3 Write interrupts recovery (serial interface)

If a 2 or more parameter commands are being sent and a break occurs by the other command before the last one is sent, then the parameters that were successfully sent are stored and the other parameter of that command remains previous value.




Figure 9.5.4 Write interrupts recovery (both serial and parallel Interface)



9.6 Data transfer pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select line is released after a whole byte of a frame memory data or multiple parameter data has been completed, then driver will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select Line is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select line is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter

9.6.1 Serial interface pause




Figure 9.6.1 Serial interface pause protocol (pause by CSX)

9.6.2 Parallel interface pause




Figure 9.6.2 Parallel bus pause protocol (paused by CSX)




9.7 Data Transfer Modes

The module has three kinds color modes for transferring data to the display RAM. These are 12-bit color per pixel, 16-bit color per pixel and 18-bit color per pixel. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

9.7.1 Method 1


The image data is sent to the frame memory in successive frame writes, each time the frame memory is filled, the frame memory pointer is reset to the start point and the next frame is written.



9.7.2 Method 2

The image data is sent and at the end of each frame memory download, a command is sent to stop frame memory write. Then start memory write command is sent, and a new frame is downloaded.

Start



Note 1: These apply to all data transfer Color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.


9.8 Data Color Coding

9.8.1 8-bit Parallel Interface (IM2, IM1, IM0= "100")

Different display data formats are available for three Colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input.
- 65k colors, RGB 5,6,5-bit input.
- 262k colors, RGB 6,6,6-bit input.

9.8.2 8-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-time transfer is used to transmit 1 pixel data with the 12-bit color depth information.



9.8.3 8-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 2-byte




Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 2-times transfer is used to transmit 1 pixel data with the 16-bit color depth information.

ST7735R

9.8.4 8-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There is 1 pixel (3 sub-pixels) per 3-bytes.



Note 1: The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.


9.8.5 16-Bit Parallel Interface (IM2,IM1, IM0= "101")

Different display data formats are available for three colors depth supported by listed below.

- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input

9.8.6 16-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH= "03h"


There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer (D11 to D0) is used to transmit 1 pixel data with the 12-bit color depth information.

9.8.7 16-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH= "05h"

There is 1 pixel (3 sub-pixels) per 1 byte




Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-times transfer (D15 to D0) is used to transmit 1 pixel data with the 16-bit color depth information.



9.8.8 16-bit data bus for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH= "06h"

There are 2 pixels (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bits 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.




9.8.9 9-Bit Parallel Interface (IM2, IM1, IM0="110")

Different display data formats are available for three colors depth supported by listed below. -262k colors, RGB 6,6,6-bit input

9.8.10 Write 9-bit data for RGB 6-6-6-bit input (262k-color)

There is 1 pixel (6 sub-pixels) per 3 bytes



Note 1: The data order is as follows, MSB=D8, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Red, Green and Blue data.

Note 2: 3-times transfer is used to transmit 1 pixel data with the 18-bit color depth information.

Note 3: '-' = Don't care - Can be set to '0' or '1'

9.8.11 18-Bit Parallel Interface (IM2, IM1, IM0="111")

Different display data formats are available for three colors depth supported by listed below.


- 4k colors, RGB 4,4,4-bit input
- 65k colors, RGB 5,6,5-bit input
- 262k colors, RGB 6,6,6-bit input.

9.8.12 18-bit data bus for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h" There is 1 pixel (3 sub-pixels) per 1 byte "1" RESX "111' IM[2:0] csx D/CX WRX RDX 8080-series control pins D17 D16 D15 D14 D13 D12 D11 R1, Bit 3 R2, Bit 3 R3, Bit 3 R4, Bit 3 D10 R1, Bit 2 R2, Bit 2 R3, Bit 2 R4, Bit 2 D9 R1, Bit 1 R2, Bit 1 R3, Bit 1 R4, Bit 1 D8 R1, Bit 0 R2, Bit 0 R3, Bit 0 R4, Bit 0 D7 G1, Bit 3 G2, Bit 3 G3, Bit 3 G4, Bit 3 D6 0 G1, Bit 2 G2, Bit 2 G3, Bit 2 G4, Bit 2 D5 G1, Bit 1 G2, Bit 1 G3, Bit 1 G4, Bit 1 D4 0 G2, Bit 0 G3, Bit 0 G1, Bit 0 G4, Bit 0 D3 D2 B1, Bit 2 B2, Bit 2 B3, Bit 2 B4, Bit 2 D1 D0 B1, Bit 0 B2, Bit 0 B3, Bit 0 B4, Bit 0 Pixel n Pixel n+3 Pixel n+1 Pixel n+2 12 bits 12 bits Look-Up Table for 4096 Color data mapping (12 bits to 18 bits) 18 bits Frame memory G1 В1 R2 G2 В2 R3 G3 ВЗ

Note 1: The data order is as follows, MSB=D11, LSB=D0 and picture data is MSB=Bit 3, LSB=Bit 0 for Red, Green and Blue data. Note 2: 1-times transfer is used to transmit 1 pixel data with the 12-bit color depth information.


9.8.13 18-bit data bus for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"

There is 1 pixel (3 sub-pixels) per 1 byte



Note 1: The data order is as follows, MSB=D15, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Green, and MSB=Bit 4, LSB=Bit 0 for Red and Blue data.

Note 2: 1-time transfer is used to transmit 1 pixel data with the 16-bit color depth information.



i i i ;
Note 1: The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit 5, LSB=Bit 0 for Read, Green and Blue data.


Note 2: 1-times transfer (D17o D0) is used to transmit 1 pixel data with the 18-bit color depth information.



9.8.15 3-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input


9.8.16 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"



- Note 1: Pixel data with the 12-bit color depth information
- Note 2: The most significant bits are: Rx3, Gx3 and Bx3
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0

ST7735R

9.8.17 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"




Note 1: Pixel data with the 16-bit color depth information Note 2: The most significant bits are: Rx4, Gx5 and Bx4

Note 3: The least significant bits are: Rx0, Gx0 and Bx0



9.8.18 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



Note 1: Pixel data with the 18-bit color depth information

Note 2: The most significant bits are: Rx5, Gx5 and Bx5


Note 3: The least significant bits are: Rx0, Gx0 and Bx0



9.8.19 4-line serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below. 4k colors, RGB 4-4-4-bit input 65k colors, RGB 5-6-5-bit input 262k colors, RGB 6-6-6-bit input

9.8.20 Write data for 12-bit/pixel (RGB 4-4-4-bit input), 4K-Colors, 3AH="03h"




Note 1. pixel data with the 12-bit color depth information

Note 2. The most significant bits are: Rx3, Gx3 and Bx3


Note 3. The least significant bits are: Rx0, Gx0 and Bx0

9.8.21 Write data for 16-bit/pixel (RGB 5-6-5-bit input), 65K-Colors, 3AH="05h"



- Note 1. pixel data with the 16-bit color depth information
- Note 2. The most significant bits are: Rx4, Gx5 and Bx4
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0

9.8.22 Write data for 18-bit/pixel (RGB 6-6-6-bit input), 262K-Colors, 3AH="06h"



- Note 1. pixel data with the 18-bit color depth information
- Note 2. The most significant bits are: Rx5, Gx5 and Bx5
- Note 3. The least significant bits are: Rx0, Gx0 and Bx0



9.9 Display Data RAM

9.9.1 Configuration (GM[1:0] = "00")

The display module has an integrated 132x162x18-bit graphic type static RAM. This 384,912-bit memory allows storing on-chip a 132xRGBx162 image with an 18-bpp resolution (262K-color). There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.




Figure 9.9.1 Display data RAM organization



9.9.2 Memory to Display Address Mapping

9.9.3 When using 128RGB x 160 resolution (GM[1:0] = "11", SMX=SMY=SRGB= '0')

				Pixel 1			Pixel 2	2		P	ixel 12	27	F	Pixel 12	28		
		•	-			-		•		,	$\widehat{\mathbb{Q}}$			$\widehat{\mathbb{1}}$	-	_	
Gate Ou	it Source	ce Out	S7	S8	S9	S10	S11	S12		S385	S386	S387	S388	S389	S390	1	
	R MY=' 0 '	RA MY=' 1 '	ŔGB=0	\	KGB=1	RGB=0	\	KGB=1\	RGB Order	ŔGB=0	<u> </u>	KGB=1	RGB=0	\	KGB=1\	S ML=' 0 '	A MI =' 1 '
2	0	159	R0	G0	В0	R1	G1	B1		R126	G126	B126	R127			0	159
3	1	158	110							11120	0.20	2120		0127	2127	1	158
4	2	157														2	157
5	3	156														3	156
6	4	155														4	155
7	5	154														5	154
8	6	153														6	153
9	7	152														7	152
1	1	- 1	-1	- 1	-1	- 1	-1	-1	1	- 1	-1	-1	- 1	-1	- 1	- 1	1
- 1	1	- 1	-1	-1	- 1	- 1	-1	-1	1	- 1	-1	-1	- 1	- 1	- 1	- 1	1
1	1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	1	- 1	- 1	- 1	- 1	- 1	- 1	- 1	1
I	1	ı	- 1	1	- 1	- 1	- 1	- 1	1	1	- 1	- 1	- 1	1		- 1	I
		<u> </u>														1	<u> </u>
154	152	7														152	7
155	153	6 5														153 154	6 5
156 157	154 155															154	
158	156	3														156	3
159	157	2														157	2
160	158	1														158	1
161	159	0														159	0
101		MX=' 0 '		0			1				126			127		137	v
	CA	MX=' 1 '		127			126				1			0			

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command

RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command



9.9.4 When using 132RGB x 162 resolution (GM[1:0] = "00", SMX=SMY=SRGB= '0')

				Pixel 1			Pixel 2	2		Р	ixel 13	31	P	ixel 13	32		
		•	-		_	-				•						-	
Gate Out	Sourc	e Out	S1	S2	S3	S4	S5	S6		S391	S392	S393	S394	S395	S396		
		A MY=' 1 '	RGB=0	\	KGB=1	KGB=0	\	ŘGB=1\	RGB Order	RGB=0)	KGB=1	KGB=0	\	KGB=1	S ML=' 0 '	A ML=' 1 '
1	0	161	R0	G0	В0	R1	G1	B1		R131	G131	B131	R132	G132	B132	0	161
2	1	160														1	160
3	2	159														2	159
4	3	158														3	158
5	4	157														4	157
6	5	156														5	156
7	6	155														6	155
8	7	154														7	154
					1		1				1						
	!		!		!	!	!		!	!!	!	!	!			!	
	!		!		!	!	!		!		!	!	!			!	
	!		!		!	!	!		!		!	!	!				
155	151															151	
155	154	7														154	7
156	155	6														155	6
157 158	156 157	5 4														156 157	5
		3															3
159 160	158 159	2														158 159	2
161	160	<u> </u>														160	1
162	161	0														161	0
102	CA	MX=' 0 ' MX=' 1 '		0			1 130				130			131		101	U

Note

RA = Row Address,

CA = Column Address

SA = Scan Address

MX = Mirror X-axis (Column address direction parameter), D6 parameter of MADCTL command

MY = Mirror Y-axis (Row address direction parameter), D7 parameter of MADCTL command

ML = Scan direction parameter, D4 parameter of MADCTL command


RGB = Red, Green and Blue pixel position change, D3 parameter of MADCTL command

9.9.5 Normal Display On or Partial Mode On


9.9.6 When using 128RGB x 160 resolution (GM[1:0] = "11")

In this mode, the content of the frame memory within an area where column pointer is 00h to 7Fh and page pointer is 00h to 9Fh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0).

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Bh, MX=MV=ML='0', SMX=SMY='0')







9.9.7 When using 132RGB x 162 resolution (GM[1:0] = "00")

In this mode, contents of the frame memory within an area where column pointer is 00h to 83h and page pointer is 00h to A1h is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, row pointer) = (0, 0)

1). Example for Normal Display On (MX=MY=ML='0', SMX=SMY='0')



2). Example for Partial Display On (PSL[7:0]=04h,PEL[7:0]=9Dh, MX=MV=ML='0', SMX=SMY='0')





9.10 Address Counter

The address counter sets the addresses of the display data RAM for writing and reading.

Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. The address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM, a window must be defined that will be written. The window is programmable via the command registers XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0 (0h) YS=0 (0h) and XE=127 (83h), YE=161 (A1h).

In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address (X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET and MADCTL" (see section 10 command list), define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Section 9.10 show the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM.

For each image condition, the controls for the column and row counters apply as section 9.11 below

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to	Return to
when Kawwk/Kawkb command is accepted	"Start Column (XS)"	"Start Row (YS)"
Complete Pixel Read / Write action	Increment by 1	No change
The Column country value is larger than "Ford Column (VF)"	Return to	la avana ant h 4
The Column counter value is larger than "End Column (XE)"	"Start Column (XS)"	Increment by 1
The Column counter value is larger than "End Column (XE)" and the Row	Return to	Return to
counter value is larger than "End Row (YE)"	"Start Column (XS)"	"Start Row (YS)"



9.11 Memory Data Write/ Read Direction

The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, bits B5 (MV), B6 (MX), B7 (MY) as described below.




Figure 9.11.1Data streaming order

9.11.1 When 128RGBx160 (GM= "11")

MV	MX	MY	CASET	RASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (159-Physical Row Pointer)
0	1	0	Direct to (127-Physical Column Pointer)	Direct to Physical Row Pointer
0	1	1	Direct to (127-Physical Column Pointer)	Direct to (159-Physical Row Pointer)
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (159-Physical Row Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Row Pointer	Direct to (127-Physical Column Pointer)
1	1	1	Direct to (159-Physical Row Pointer)	Direct to (127-Physical Column Pointer)

9.11.2 When 132RGBx162 (GM= "00")

MV	MX	MY	CASET	RASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Row Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (161-Physical Row Pointer)
0	1	0	Direct to (131-Physical Column Pointer)	Direct to Physical Row Pointer
0	1	1	Direct to (131-Physical Column Pointer)	Direct to (161-Physical Row Pointer)
1	0	0	Direct to Physical Row Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (161-Physical Row Pointer)	Direct to Physical Column Pointer
1	1	0	Direct to Physical Row Pointer	Direct to (131-Physical Column Pointer)
1	1	1	Direct to (161-Physical Row Pointer)	Direct to (131-Physical Column Pointer)

Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7 (MY), B6 (MX), B5 (MV). The write order for each pixel unit is

D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	В4	В3	В2	B1	В0

One pixel unit represents 1 column and 1page counter value on the Frame Memory.

9.11.3 Frame Data Write Direction According to the MADCTL parameters (MV, MX and MY)

Display Data Direction	Pa	IADCT aramet		Image in the Host (MPU)	Image in the Driver (DDRAM)
Direction	MV	MX	MY	(IVIPU)	
Normal	0	0	0	B	X-Y address (0,0)
Y-Mirror	0	0	1	B	H/W position (0,0) X-Y address (0,0)
X-Mirror	0	1	0	B	H/W position (0,0) X-Y address (0,0)
X-Mirror Y-Mirror	0	1	1	B	H/W position (0,0)
X-Y Exchange	1	0	0	B	H/W position (0,0) X-Y address (0,0)
X-Y Exchange Y-Mirror	1	0	1	B D D D D D D D D D D D D D D D D D D D	H/W position (0,0)
X-Y Exchange X-Mirror	1	1	0	B E	H/W position (0,0) B X-Y address (0,0)
X-Y Exchange X-Mirror Y-Mirror	1	1	1	B	H/W position (0,0)




9.12 Tearing Effect Output Line


The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

9.12.1 Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Blanking Information only:



Mode 2, the Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 162 H-sync pulses per field.



thdh= The LCD display is not updated from the Frame Memory thdl= The LCD display is updated from the Frame Memory (except Invisible Line – see above)




Note: During Sleep In Mode, the Tearing Output Pin is active Low.



9.12.2 Tearing Effect Line Timings

The Tearing Effect signal is described below:




Symbol	Parameter	min	max	unit	description
tvdl	Vertical Timing Low Duration	13	-	ms	
tvdh	Vertical Timing High Duration	1000	-	μs	
thdl	Horizontal Timing Low Duration	33	-	μs	
thdh	Horizontal Timing Low Duration	25	500	μs	

Table 9.12.1 AC characteristics of Tearing Effect Signal Idle Mode Off (Frame Rate = 60 Hz, Ta=25℃)


Note: The timings in Table 9.10.1 apply when MADCTL ML=0 and ML=1

The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MPU and should be used as shown below to avoid Tearing Effect:


9.12.3 Example 1: MPU Write is faster than panel read



Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:



9.12.4 Example 2: MPU write is slower than panel read



The MPU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MPU to Frame memory write position.

Data to be sent B

Image on LCD A A A A B

B

Image on LCD B



9.13 Power ON/OFF Sequence

VDD must be powered on before the VDDI.

VDDI must be powered off before the VDD.


During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in the sequence below, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below



9.13.1 Uncontrolled Power Off

The uncontrolled power-off means a situation which removed a battery without the controlled power off sequence. It will neither damage the module or the host interface.

If uncontrolled power-off happened, the display will go blank and there will not any visible effect on the display (blank display) and remains blank until "Power On Sequence" powers it up.



9.14 Power Level Definition

9.14.1 Power Level

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption

1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors.

2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

3. Normal Mode On (full display), Idle Mode On, Sleep Out.

In this mode, the full display area is used but with 8 colors.

4. Partial Mode On, Idle Mode On, Sleep Out.

In this mode, part of the display is used but with 8 colors.

5. Sleep In Mode


In this mode, the DC: DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.

6. Power Off Mode

In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.

9.14.2 Power Flow Chart





9.15 Reset Table

9.15.1 Reset Table (Default Value, GM[1:0]="11", 128RGB x 160)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	007Fh	007Fh	007Fh (127d) (when MV=0) 009Fh (159d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	009Fh	009Fh	009Fh (159d) (when MV=0) 007Fh (127d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	009Fh	009Fh	009Fh
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only



9.15.2 Reset Table (GM[1:0]= "00", 132RGB x 162)

Item	After Power On	After H/W Reset	After S/W Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode (normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column: Start Address (XS)	0000h	0000h	0000h
Column: End Address (XE)	0083h	0083h	0083h (131d) (when MV=0) 00A1h (161d) (when MV=1)
Row: Start Address (YS)	0000h	0000h	0000h
Row: End Address (YE)	00A1h	00A1h	00A1h (161d) (when MV=0) 0083h (131d) (when MV=1)
Gamma setting	GC0	GC0	GC0
RGB for 4k and 65k Color Mode	Random values	Random values	No Change
Partial: Start Address (PSL)	0000h	0000h	0000h
Partial: End Address (PEL)	00A1h	00A1h	00A1h
Tearing: On/Off	Off	Off	Off
Tearing Effect Mode (*1)	0 (Mode1)	0 (Mode1)	0 (Mode1)
Memory Data Access Control (MY/MX/MV/ML/RGB)	0/0/0/0/0	0/0/0/0/0	No Change
Interface Pixel Color Format	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDPM	08h	08h	08h
RDDMADCTL	00h	00h	No Change
RDDCOLMOD	6 (18-Bit/Pixel)	6 (18-Bit/Pixel)	No Change
RDDIM	00h	00h	00h
RDDSM	00h	00h	00h
ID2	NV value	NV value	NV value
ID3	NV value	NV value	NV value

Note: TE Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only



9.16 Module Input/Output Pins

9.16.1 Output or Bi-directional (I/O) Pins


Output or Bi-directional pins	After Power On	After Hardware Reset	After Software Reset
TE	Low	Low	Low
D7 to D0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)	High-Z (Inactive)

Input pins	During Power On Process	After Power On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See 9.14	Input valid	Input valid	Input valid	See 9.14
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D7 to D0	Input invalid	Input valid	Input valid	Input valid	Input invalid

Note: There will be no output from D7-D0 during Power On/Off sequence, Hardware Reset and Software Reset.



9.17 Reset Timing



Related Pins	Symbol	Parameter	MIN	MAX	Unit
	tRESW	Reset pulse duration	10	•	us
RESX	tREST	Reset cancel	-	5	ms
	INEST	Reset cancer		120	ms


Table 9.17.1 Reset timing

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

9.18 Color Depth Conversion Look Up Tables

9.18.1 65536 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data
00.0.	Frame Memory Data (6-bits)	Parameter	65k Color (5-bits)
	R005 R004 R003 R002 R001 R000	1	00000
	R015 R014 R013 R012 R011 R010	2	00001
	R025 R024 R023 R022 R021 R020	3	00010
	R035 R034 R033 R032 R031 R030	4	00011
	R045 R044 R043 R042 R041 R040	5	00100
	R055 R054 R053 R052 R051 R050	6	00101
	R065 R064 R063 R062 R061 R060	7	00110
	R075 R074 R073 R072 R071 R070	8	00111
	R085 R084 R083 R082 R081 R080	9	01000
	R095 R094 R093 R092 R091 R090	10	01001
	R105 R104 R103 R102 R101 R100	11	01010
	R115 R114 R113 R112 R111 R110	12	01011
	R125 R124 R123 R122 R121 R120	13	01100
	R135 R134 R133 R132 R131 R130	14	01101
	R145 R144 R143 R142 R141 R140	15	01110
RED	R155 R154 R153 R152 R151 R150	16	01111
INLD	R165 R164 R163 R162 R161 R160	17	10000
	R175 R174 R173 R172 R171 R170	18	10001
	R185 R184 R183 R182 R181 R180	19	10010
	R195 R194 R193 R192 R191 R190	20	10011
	R205 R204 R203 R202 R201 R200	21	10100
	R215 R214 R213 R212 R211 R210	22	10101
	R225 R224 R223 R222 R221 R220	23	10110
	R235 R234 R233 R232 R231 R230	24	10111
	R245 R244 R243 R242 R241 R240	25	11000
	R255 R254 R253 R252 R251 R250	26	11001
	R265 R264 R263 R262 R261 R260	27	11010
	R275 R274 R273 R272 R271 R270	28	11011
	R285 R284 R283 R282 R281 R280	29	11100
	R295 R294 R293 R292 R291 R290	30	11101
	R305 R304 R303 R302 R301 R300	31	11110
	R315 R314 R313 R312 R311 R310	32	11111

Color	Look Up Table Output Frame Memory Data (6-bits)	RGBSET Parameter	Look Up Table Input Data 65k Color (5-bits)
GREEN	G005 G004 G003 G002 G001 G000	33	000000
	G015 G014 G013 G012 G011 G010	34	000001
	G025 G024 G023 G022 G021 G020	35	000010
	G035 G034 G033 G032 G031 G030	36	000011
	G045 G044 G043 G042 G041 G040	37	000100
	G055 G054 G053 G052 G051 G050	38	000101
	G065 G064 G063 G062 G061 G060	39	000110
	G075 G074 G073 G072 G071 G070	40	000111
	G085 G084 G083 G082 G081 G080	41	001000
	G095 G094 G093 G092 G091 G090	42	001001
	G105 G104 G103 G102 G101 G100	43	001010
	G115 G114 G113 G112 G111 G110	44	001011
	G125 G124 G123 G122 G121 G120	45	001100
	G135 G134 G133 G132 G131 G130	46	001101
	G145 G144 G143 G142 G141 G140	47	001110
	G155 G154 G153 G152 G151 G150	48	001111
	G165 G164 G163 G162 G161 G160	49	010000
	G175 G174 G173 G172 G171 G170	50	010001
	G185 G184 G183 G182 G181 G180	51	010010
	G195 G194 G193 G192 G191 G190	52	010011
	G205 G204 G203 G202 G201 G200	53	010100

G215 G214 G213 G212 G211 G210	54	010101
G225 G224 G223 G222 G221 G220	55	010110
G235 G234 G233 G232 G231 G230	56	010111
G245 G244 G243 G242 G241 G240	57	011000
G255 G254 G253 G252 G251 G250	58	011001
G265 G264 G263 G262 G261 G260	59	011010
G275 G 274 G273 G272 G271 G270	60	011011
G285 G 284 G283 G282 G281 G280	61	011100
G295 G 294 G293 G292 G291 G290	62	011101
G305 G 304 G303 G302 G301 G300	63	011110
G315 G 314 G313 G312 G311 G310	64	011111
G325 G324 G323 G322 G321 G320	65	100000
G335 G334 G333 G332 G331 G330	66	100001
G345 G344 G343 G342 G341 G340	67	100010
G355 G354 G353 G352 G351 G350	68	100011
G365 G364 G363 G362 G361 G360	69	100100
G375 G374 G373 G372 G371 G370	70	100101
G385 G384 G383 G382 G381 G380	71	100110
G395 G394 G393 G392 G391 G390	72	100111
G405 G404 G403 G402 G401 G400	73	101000
G415 G414 G413 G412 G411 G410	74	101001
G425 G424 G423 G422 G421 G420	75	101010
G435 G434 G433 G432 G431 G430	76	101011
G445 G444 G443 G442 G441 G440	77	101100
G455 G454 G453 G452 G451 G450	78	101101
G465 G464 G463 G462 G461 G460	79	101110
G475 G474 G473 G472 G471 G470	80	101111
G485 G484 G483 G482 G481 G480	81	110000
G495 G494 G493 G492 G491 G490	82	110001
G505 G504 G503 G502 G501 G500	83	110010
G515 G514 G513 G512 G511 G510	84	110011
G525 G524 G523 G522 G521 G520	85	110100
G535 G534 G533 G532 G531 G530	86	110101
G545 G544 G543 G542 G541 G540	87	110110
G555 G554 G553 G552 G551 G550	88	110111
G565 G564 G563 G562 G561 G560	89	111000
G575 G574 G573 G572 G571 G570	90	111001
G585 G584 G583 G582 G581 G580	91	111010
G595 G594 G593 G592 G591 G590	92	111011
G605 G604 G603 G602 G601 G600	93	111100
G615 G614 G613 G612 G611 G610	94	111101
G625 G624 G623 G622 G621 G620	95	111110
G635 G634 G633 G632 G631 G630	96	111111

Color	Look Up Table Output Frame Memory Data (6-bits)	RGBSET Parameter	Look Up Table Input Data 65k Color (5-bits)
BLUE	B005 B004 B003 B002 B001 B000	97	00000
	B015 B014 B013 B012 B011 B010	98	00001
	B025 B024 B023 B022 B021 B020	99	00010
	B035 B034 B033 B032 B031 B030	100	00011
	B045 B044 B043 B042 B041 B040	101	00100
	B055 B054 B053 B052 B051 B050	102	00101
	B065 B064 B063 B062 B061 B060	103	00110
	B075 B074 B073 B072 B071 B070	104	00111
	B085 B084 B083 B082 B081 B080	105	01000
	B095 B094 B093 B092 B091 B090	106	01001
	B105 B104 B103 B102 B101 B100	107	01010
	B115 B114 B113 B112 B111 B110	108	01011
	B125 B124 B123 B122 B121 B120	109	01100
	B135 B134 B133 B132 B131 B130	110	01101
	B145 B144 B143 B142 B141 B140	111	01110
	B155 B154 B153 B152 B151 B150	112	01111
	B165 B164 B163 B162 B161 B160	113	10000

ST7735R

	B175 B174 B173 B172 B171 B170	114	10001
-	B185 B184 B183 B182 B181 B180	115	10010
•	B195 B194 B193 B192 B191 B190	116	10011
•	B205 B204 B203 B202 B201 B200	117	10100
•	B215 B214 B213 B212 B211 B210	118	10101
•	B225 B224 B223 B222 B221 B220	119	10110
•	B235 B234 B233 B232 B231 B230	120	10111
•	B245 B244 B243 B242 B241 B240	121	11000
•	B255 B254 B253 B252 B251 B250	122	11001
•	B265 B264 B263 B262 B261 B260	123	11010
•	B275 B274 B273 B272 B271 B270	124	11011
•	B285 B284 B283 B282 B281 B280	125	11100
	B295 B294 B293 B292 B291 B290	126	11101
	B305 B304 B303 B302 B301 B300	127	11110
	B315 B314 B313 B312 B311 B310	128	11111

9.18.2 4096 Color to 262,144 Color

Color	Look Up Table Output	RGBSET	Look Up Table Input Data
00101	Frame Memory Data (6-bits)	Parameter	4k Color (4-bits)
	R005 R004 R003 R002 R001 R000	1	0000
	R015 R014 R013 R012 R011 R010	2	0001
	R025 R024 R023 R022 R021 R020	3	0010
	R035 R034 R033 R032 R031 R030	4	0011
	R045 R044 R043 R042 R041 R040	5	0100
	R055 R054 R053 R052 R051 R050	6	0101
	R065 R064 R063 R062 R061 R060	7	0110
	R075 R074 R073 R072 R071 R070	8	0111
	R085 R084 R083 R082 R081 R080	9	1000
RED	R095 R094 R093 R092 R091 R090	10	1001
	R105 R104 R103 R102 R101 R100	11	1010
	R115 R114 R113 R112 R111 R110	12	1011
	R125 R124 R123 R122 R121 R120	13	1100
	R135 R134 R133 R132 R131 R130	14	1101
	R145 R144 R143 R142 R141 R140	15	1110
	R155 R154 R153 R152 R151 R150	16	1111
	R165 R164 R163 R162 R161 R160	17	
			Not used
	R315 R314 R313 R312 R311 R310	32	
	G005 G004 G003 G002 G001 G000	33	0000
	G015 G014 G013 G012 G011 G010	34	0001
	G025 G024 G023 G022 G021 G020	35	0010
	G035 G034 G033 G032 G031 G030	36	0011
	G045 G044 G043 G042 G041 G040	37	0100
	G055 G054 G053 G052 G051 G050	38	0101
	G065 G064 G063 G062 G061 G060	39	0110
	G075 G074 G073 G072 G071 G070	40	0111
	G085 G084 G083 G082 G081 G080	41	1000
GREEN	G095 G094 G093 G092 G091 G090	42	1001
	G105 G104 G103 G102 G101 G100	43	1010
	G115 G114 G113 G112 G111 G110	44	1011
	G125 G124 G123 G122 G121 G120	45	1100
	G135 G134 G133 G132 G131 G130	46	1101
	G145 G144 G143 G142 G141 G140	47	1110
	G155 G154 G153 G152 G151 G150	48	1111
	G165 G164 G163 G162 G161 G160	49	
			Not used
	G635 G634 G633 G632 G631 G630	96	
	B005 B004 B003 B002 B001 B000	97	0000
	B015 B014 B013 B012 B011 B010	98	0001
	B025 B024 B023 B022 B021 B020	99	0010
	B035 B034 B033 B032 B031 B030	100	0011
	B045 B044 B043 B042 B041 B040	101	0100
	B055 B054 B053 B052 B051 B050	102	0101
	B065 B064 B063 B062 B061 B060	103	0110
	B075 B074 B073 B072 B071 B070	104	0111
	B085 B084 B083 B082 B081 B080	105	1000
BLUE	B095 B094 B093 B092 B091 B090	106	1001
	B105 B104 B103 B102 B101 B100	107	1010
	B115 B114 B113 B112 B111 B110	108	1011
	B125 B124 B123 B122 B121 B120	109	1100
	B135 B134 B133 B132 B131 B130	110	1101
	B145 B144 B143 B142 B141 B140	111	1110
	B155 B154 B153 B152 B151 B150	112	1111
	B165 B164 B163 B162 B161 B160	113	
	T		Not used
	B315 B314 B313 B312 B311 B310	128]



10 Command

10.1 System function Command List and Description

Table 10.1.1 System Function command List (1)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
NOP	10.1.1	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	No Operation
SWRESET	10.1.2	0	1	1	-	0	0	0	0	0	0	0	1	(01h)	Software reset
		0	1	1	-	0	0	0	0	0	1	0	0	(04h)	Read Display ID
		1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
RDDID	10.1.3	1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		ID1 read
		1	1	↑	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		ID2 read
		1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		ID3 read
		0	1	1	-	0	0	0	0	1	0	0	1	(09h)	Read Display Status
		1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
RDDST	10.1.4	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	МН	ST24		-
KDDST	10.1.4	1	1	1	-	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON		-
		1	1	1	-	VSSON	ST14	INVON	ST12	ST11	DISON	TEON	GCS2		-
		1	1	↑	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0		-
		0	1	1	-	0	0	0	0	1	0	1	0	(0Ah)	Read Display Power
RDDPM	10.1.5	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	-	-		-
RDD		0	↑	1	-	0	0	0	0	1	0	1	1	(0Bh)	Read Display
MADCTL	10.1.6	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
WW KBOTE		1	1	↑	-	MY	MX	MV	ML	RGB	МН	-	-		-
RDD		0	1	1	-	0	0	0	0	1	1	0	0	(0Ch)	Read Display Pixel
COLMOD	10.1.7	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
00202		1	1	1	-	0	0	0	0	-	IFPF2	IFPF1	IFPF0		-
		0	↑	1	-	0	0	0	0	1	1	0	1	(0Dh)	Read Display Image
RDDIM	10.1.8	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	1	-	VSSON	D6	INVON	-	-	GCS2	GCS1	GCS0		-
		0	↑	1	-	0	0	0	0	1	1	1	0	(0Eh)	Read Display Signal
RDDSM	10.1.9	1	1	1	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	TEON	TEM	-	-	-	-	-	-		-

[&]quot;-": Don't care

Table 10.1.2 System Function command List (2)

Instructio	Refer	D/C	WR	RDX	D17-	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
SLPIN	10.1.10	0	1	1	-	0	0	0	1	0	0	0	0	(10h)	Sleep in & booster off
SLPOUT	10.1.11	0	1	1	-	0	0	0	1	0	0	0	1	(11h)	Sleep out & booster on
PTLON	10.1.12	0	1	1	-	0	0	0	1	0	0	1	0	(12h)	Partial mode on
NORON	10.1.13	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)	Partial off (Normal)
INVOFF	10.1.14	0	1	1	-	0	0	1	0	0	0	0	0	(20h)	Display inversion off
INVON	10.1.15	0	1	1	-	0	0	1	0	0	0	0	1	(21h)	Display inversion on
GAMSET	10.1.16	0	1	1	-	0	0	1	0	0	1	1	0	(26h)	Gamma curve select
GAWOLT	10.1.10	1	1	1	-	-	-	-	-	GC3	GC2	GC1	GC0		-
DISPOFF	10.1.17	0	1	1	-	0	0	1	0	1	0	0	0	(28h)	Display off
DISPON	10.1.18	0	1	1	-	0	0	1	0	1	0	0	1	(29h)	Display on
		0	1	1	-	0	0	1	0	1	0	1	0	(2Ah)	Column address set
		1	1	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8		X address start: 0≦XS≦X
CASET	10.1.19	1	1	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0		Λ dddiood didii. σ≡λο≡λ
		1	1	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8		X address end: S≨XE≨X
		1	1	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0		N dadi coo ciid. O ⊋ NL ⊋ N
		0	1	1	-	0	0	1	0	1	0	1	1	(2Bh)	Row address set
		1	↑	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8		Y address start: 0≤YS≤Y
RASET	10.1.20	1	1	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0		T dadress start. 0 ≡ 10 ≡ 1
		1	1	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8		Y address end:S≦YE≦Y
		1	1	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		T dddress cha.o = TE = T
RAMWR	10.1.21	0	1	1	-	0	0	1	0	1	1	0	0	(2Ch)	Memory write
IXAIVIVIX	10.1.21	1	1	1	-	D7	D6	D5	D4	D3	D2	D1	D0		Write data
		0	1	1	-	0	0	1	0	1	1	0	1	(2Dh)	LUT for 4k,65k,262k color
		1	1	1	-	-	-	R005	R004	R003	R002	R001	R000		Red tone 0
		1	1	1	-	-	-	:	:	:	:	:	:		:
		1	1	1	-	-	-	Ra5	Ra4	Ra3	Ra2	Ra1	Ra0		Red tone "a"
RGBSET	10.1.22	1	1	1	-	-	-	G005	G004	G003	G002	G001	G000		Green tone 0
KOBSET	10.1.22	1	1	1	-	-	-	:	:	:	:	:	:		:
		1	1	1	-	-	-	Gb5	Gb4	Gb3	Gb2	Gb1	Gb0		Green tone "b"
		1	1	1	-	-	-	B005	B004	B003	B002	B001	B000		Blue tone 0
		1	1	1	-	-	-	:	:	:	:	:	:		:
		1	↑	1	-	-	-	Bc5	Bc4	Bc3	Bc2	Bc1	Bc0		Blue tone "c"
		0	1	1	-	0	0	1	0	1	1	1	0	(2Eh)	Memory read
RAMRD	10.1.23	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	1	-	D7	D6	D5	D4	D3	D2	D1	D0		Read data

[&]quot;-": Don't care

Table 10.1.3 System Function command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	↑	1	-	0	0	1	1	0	0	0	0	(30h)	Partial start/end address set
		1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8		Partial start address (0,1,2,P)
PTLAR	10.1.24	1	↑	1	1	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0		i aitiai stait addiess (0,1,2,)
		1	↑	1	ı	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8		Partial end address (0,1,2,, P)
		1	↑	1		PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0		Faitiai eilu audiess (0,1,2,, F)
TEOFF	10.1.25	0	↑	1	-	0	0	1	1	0	1	0	0	(34h)	Tearing effect line off
		0	↑	1	-	0	0	1	1	0	1	0	1		Tearing effect mode set & on
TEON	10.1.26														Mode1: TEM="0"
1EON 10.1	10.1.20	1	↑	1	-	-	-	-	-	-	-	-	TEM		Mode2: TEM="1"
		•													
MADCTL	10.1.27		1	1	-	0	0	1	1	0	1	1	0	(36h)	Memory data access control
		1	1	1	-	MY	MX	MV	ML	RGB	MH	-	-		-
IDMOFF	10.1.28	0	1	1	-	0	0	1	1	1	0	0	0	(38h)	Idle mode off
IDMON	10.1.29	0	1	1	-	0	0	1	1	1	0	0	1	(39h)	Idle mode on
COLMOD	10 1 30	0	1	1	-	0	0	1	1	1	0	1	0	(3Ah)	Interface pixel format
COLINIOD	10.1.00	1	↑	1	-	-	-	•	-	-	IFPF2	IFPF1	IFPF0		Interface format
		0	↑	1	-	1	1	0	1	1	0	1	0	(DAh)	Read ID1
RDID1	10.1.31	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10		Read parameter
		0	↑	1	-	1	1	0	1	1	0	1	1		Read ID2
RDID2	10.1.32	1	1		-	-	-	-	-	-	-	-	-		Dummy read
		1	1	↑	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20		Read parameter
		0	↑	1	-	1	1	0	1	1	1	0	0		Read ID3
RDID3	10.1.33	1	1	↑	-	-	-	-	-	-	-	-	-		Dummy read
	311100	1	1	1	i	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Read parameter

[&]quot;-": Don't care

- Note 1: After the H/W reset by RESX pin or S/W reset by SWRESET command, each internal register becomes default state (Refer "RESET TABLE" section)
- Note 2: Undefined commands are treated as NOP (00 h) command.
- Note 3: B0 to D9 and DA to F are for factory use of driver supplier.
- Note 4: Commands 10h, 12h, 13h, 20h, 21h, 26h, 28h, 29h, 30h, 33h, 36h (ML parameter only), 37h, 38h and 39h are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Read status (09h), Read Display Power Mode (0Ah), Read Display MADCTL (0Bh), Read Display Pixel Format (0Ch), Read Display Image Mode (0Dh), Read Display Signal Mode (0Eh).

ST7735R

10.1.1 NOP (00h)

00H	NOP (No Operation)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
NOP	0	↑	1	-	0	0	0	0	0	0	0	0	(00h)	
Parameter	No Parai	No Parameter												
Description	This com	This command is empty command.												

[&]quot;-" Don't care

10.1.2 SWRESET (01h): Software Reset

01H						SWRESE	T (Softw	are Rese	t)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SWRESET	0	↑	1	-	0	0	0	0	0	0	0	1	(01h)
Parameter	No Para	meter											-
Description	-The dis	are Reset play modu are Reset	ule loads	all default	values to	o the regis	sters duri	essary to ng 120ms de, it will I	ec.				
Flow Chart				Dis bla	play who ink screet ommands to S/W Default Value ep In Mo	pole en		Pa D See	mmand rameter visplay Action Mode				

10.1.3 RDDID (04h): Read Display ID

04H						RDDID (Read Dis	splay ID)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDID	0	↑	1	-	0	0	0	0	0	1	0	0	(04h)
1 st parameter	1	1	↑	-	-	ı	-	-	-	-	-	-	-
2 nd parameter	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
3 rd parameter	1	1	1	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	
4 th parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	

- -This read byte returns 24-bit display identification information.
- -The 1st parameter is dummy data
- -The 2nd parameter (ID17 to ID10): LCD module's manufacturer ID.

Description

-The 3rd parameter (ID26 to ID20): LCD module/driver version ID $\,$


-The 4th parameter (ID37 to UD30): LCD module/driver ID.

-Commands RDID1/2/3(DAh, DBh, DCh) read data correspond to the parameters 2,3,4 of the command 04h, respectively.

"-" Don't care

Default

Status		Default Value	
Status	ID1	ID2	ID3
Power On Sequence	-	NV Value	NV Value
S/W Reset	-	NV Value	NV Value
H/W Reset	-	NV Value	NV Value



Description

10.1.4 RDDST (09h): Read Display Status

09H					R	DDST (R	ead Disp	lay Statu	s)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDST	0	↑	1	-	0	0	0	0	1	0	0	1	(09h)
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	BSTON	MY	MX	MV	ML	RGB	МН	ST24	
3 rd parameter	1	1	↑	ı	ST23	IFPF2	IFPF1	IFPF0	IDMON	PTLON	SLOUT	NORON	
4 th parameter	1	1	↑	-	ST15	ST14	INVON	ST12	ST11	DISON	TEON	GCS2	
5 th parameter	1	1	1	-	GCS1	GCS0	TEM	ST4	ST3	ST2	ST1	ST0	

This command indicates the current status of the display as described in the table below:

Bit	Description	Value
BSTON	Booster Voltage Status	'1' =Booster on,
		'0' =Booster off
MY	Row Address Order (MY)	'1' =Decrement, (Bottom to Top, when MADCTL (36h) D7='1'
		'0' =Increment, (Top to Bottom, when MADCTL (36h) D7='0')
MX	Column Address Order (MX)	'1' =Decrement, (Right to Left, when MADCTL (36h) D6='1')
		'0' =Increment, (Left to Right, when MADCTL (36h) D6='1')
MV	Row/Column Exchange (MV)	'1' = Row/column exchange, (when MADCTL (36h) D5='1')
		'0' = Normal, (when MADCTL (36h) D5='0'
ML	Scan Address Order (ML)	'0' =Decrement,
		(LCD refresh Top to Bottom, when MADCTL (36h) D4='0')
		'1'=Increment,
		(LCD refresh Bottom to Top, when MADCTL (36h) D4='1')
RGB	RGB/ BGR Order (RGB)	'1' =BGR, (When MADCTL (36h) D3='1')
		'0' =RGB, (When MADCTL (36h) D3='0')
MH	Horizontal Order	'0' =Decrement,
		(LCD refresh Left to Right, when MADCTL (36h) D2='0')
		'1' =Increment,
		(LCD refresh Right to Left, when MADCTL (36h) D2='1')
ST24	For Future Use	٠٥,
ST23	For Future Use	·0'
IFPF2	Interfece Color Division Comment	"011" = 12-bit / pixel,
IFPF1	Interface Color Pixel Format Definition	"101" = 16-bit / pixel,
IFPF0		"110" = 18-bit / pixel, others are no define
IDMON	Idle Mode On/Off	'1' = On, "0" = Off
PTLON	Partial Mode On/Off	'1' = On, "0" = Off
SLPOUT	Sleep In/Out	'1' = Out, "0" = In
NORON	Dianley Nermal Made On 10ff	'1' = Normal Display,
	Display Normal Mode On/Off	'0' = Partial Display
ST15	Vertical Scrolling Status (Not Used)	'1' = Scroll on,"0" = Scroll off
ST14	Horizontal Scroll Status (Not Used)	,0,
INVON	Inversion Status	'1' = On, "0" = Off
ST12	All Pixels On (Not Used)	,O,
ST11	All Pixels Off (Not Used)	'0'

	DISON	Display On/Off		'1' = On, "0" =	= Off_					
	TEON	Tearing effect line on/off		'1' = On, "0" =						
	GCSEL2			"000" = GC0						
	GCSEL1			"001" = GC1						
		Gamma Curve Selection		"010" = GC2						
	GCSEL0			"011" = GC3						
				"100" to "111	" = Not defined					
	TEM	Tearing effect line mode		'0' = mode1,	'1' = mode2					
	ST4	For Future Use		'0'						
	ST3	For Future Use		'0'						
	ST2	For Future Use		'0'						
	ST1	For Future Use		'0'						
	ST0	For Future Use		'0'						
	"-" Don't care	·								
	Status		D	efault Value (ST31 to ST0)					
			S	T[31-24]	ST[23-16]	ST[15-8]	ST[7-0]			
Default	Power C	On Sequence	0	000-0000	0110-0001	0000-0000	0000-0000			
	S/W Res	set	0:	xxx0xx00	0xxx-0001	0000-0000	0000-0000			
	H/W Re	set	0	000-0000	0110-0001	0000-0000	0000-0000			
Flow Chart		Dummy Clock Send 2nd parameter Send 3rd parameter Send 4th parameter	S pa	DDST 09h Dummy Read Gend 2nd arameter Gend 3rd arameter Gend 4th arameter	7	Par D A Sec	gend mmand ameter display ction dode quential anster			
		Send 5th		Sendth /	7	_ _	'			

10.1.5 RDDPM (0Ah): Read Display Power Mode

0AH					RDD	PM (Rea	d Displa	y Power I	Mode)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
RDDPM	0	1	1	-	0	0	0	0	1	0	1	0	(0Ah)		
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	↑		BSTON	IDMON	PTLON	SLPOUT	NORON	DISON	D1	D0			
	This co		indicates th	e current	status of t	he displa	y as desc	ribed in th	ne table b	elow:					
	Ві	t	Descr	iption			Value								
	В	STON	Boost	er Voltage	Status			ooster on							
	IC	MON	Idle M	ode On/O	off			dle Mode dle Mode							
Description	b,	TLON	Partia	l Mode Or	n/Off			Partial Mo							
	SI	SLPON Sleep In/Out '1' = Sleep Out, '0' = Sleep In '1' = Normal Display,													
	N	NORON Display Normal Mode On/Off '0' = Partial Display													
	D	DISON Display On/Off						Display Or Display Of							
	D	D1 Not Used '0'													
	D	0	Not U	sed			'0'								
	S	tatus					Defau	lt Value (I	D7 to D0)						
Default	Р	ower On	Sequence				0000_	_1000(08h	1)						
Dolaut	S	/W Rese	t				0000_	_1000(08h)						
	Н	/W Rese	t				0000_	_1000(08h	n)						
Flow Chart		_	RDE	DPM 0Ah	ode		Dummy Read Send 2nd parameter	Ah			Parameter Display Action Mode Sequentia transter				

10.1.6 RDDMADCTL (0Bh): Read Display MADCTL

0BH					RDDN	IADCTL	(Read Dis	play MA	DCTL)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
RDDMADCTL	0	1	1	-	0	0	0	0	1	0	1	1	(0Bh)		
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-		
2 nd parameter	1	1	↑		MY	MX	MV	ML	RGB	MH	D1	D0			
	This co	't care	Descripti		status of	the displa	ay as desc	cribed in t	the table I	pelow:					
	M	×	Column	Address (Order				(When M						
	M	Y	Row Add	dress Ord	er		'0' = Top	to Botto	op (When om (When	MADCTI	_ B7='0')				
Description	M	V	Row/Col	umn Orde	er (MV)		'0' = No	rmal (MV		. ,					
	МІ	<u></u>	Vertical I	Refresh C	Order				Bottom to B						
	R	GB	RGB/BG	R Order			'1' =BGI	R, "0"=R0	§B						
	МІ	Н	Horizonta	al Refresh	n Order		'0' = LC	D horizor	efresh dire	h Left to r	right				
	-		NI (II					D norizor	ntal refres	n right to	iert				
	D1		Not Used				·0'								
			1101 0000				°								
		atus					Default Value (D7 to D0) 0000_0000 (00h)								
Default	Po	ower On S	Sequence				0000_00	000 (00h)							
	S/	W Reset					No char	nge							
	H	W Reset					0000_00	000 (00h)							
Flow Chart		Sei	Send 2nd parameter	OBh	P	RDDM	ADCTL 0B	ode			Paramete Display Action Mode Sequentia				

10.1.7 RDDCOLMOD (0Ch): Read Display Pixel Format


0CH					RDDCO	LMOD (R	ead Disp	lay Pixel	Format)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDCOLMOD	0	1	1	-	0	0	0	0	1	1	0	0	(0Ch
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 nd parameter	This as	1	↑ 	-	0	0	0	0	-	IFPF2	IFPF1	IFPF0	
		mmand inc	aicates tri				-	inbed in ti	ie table i	below.			
	01	PF[2:0]			oit/pixel	e Color F	ormat						
	10				oit/pixel								
Description	11				oit/pixel								
	11			No t									
	Others	are no def	ine and in	valid									
	"-" Do	n't care											
	Sta	itus				Default	Value						
						IFPF[2							
Default	Ро	wer On Se	quence			0110 (1	18 bits/pix	æl)					
	S/\	V Reset				No Cha	ange						
	H/\	V Reset				0110 (1	8 bits/pix	æl)					
Flow Chart		RD	DCOLMO 0Ch Send 2nd arameter	DD	P	RDD	COLMO 0Ch 0Ch 0ummy Read	D H	ost splay		Par	ameter splay ction	

10.1.8 RDDIM (0Dh): Read Display Image Mode

ODH	(- ,					(0Dh): R	ead Disp	lav Imag	e Mode							
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
RDDIM	0	1	1	-	0	0	0	0	1	1	0	1	(0Dh)			
1 st parameter	1	1	↑	-	-	-	-	-	-	-	-	-	-			
2 nd parameter	1	1	↑	-	VSSON	D6	INVON	D4	D3	GCS2	GCS1	GCS0				
	"-" Don	't care	Description Reversed Reversed	on	status of	**O"			the table	below:						
Description	IN	/ON	Inversion	On/Off			Inversion									
	D4		All Pixels	On		"0" (N	lot used)									
	D3		All Pixels	Off		"0" (N	lot used)									
	GC	CS2 CS1 CS0	Gamma C	Curve Sel	ection	"000" = GC0, "001" = GC1, "010" = GC2, "011" = GC3, "100" to "111" = Not defined										
	Sta	atus				Defau	ılt Value(C	7 to D0)								
	Po	wer On	Sequence			0000_	_0000 (001	h)								
Default	S/	N Reset				0000_	_0000 (001	h)								
	H/	W Reset				0000_0000 (00h)										
Flow Chart			Serial I/I	DDh nd	e F	RE	DUMMY Read	Ho	ost olay		Lege Comm Param Displ Actic	eter ay on le ntial				

10.1.9 RDDSM (0Eh): Read Display Signal Mode

0EH						RDDSM	(0Eh): I	Read Disp	olay Sign	al Mode				
Inst / Para	D/0	СХ	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDDSM	()	1	1	-	0	0	0	0	1	1	1	0	(0Eh)
1 st parameter	1		1	1	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	11	1	-	TEON	TEM	D5	D4	D3	D2	D1	D0	
Description	This	-	mand in		on Effect Line effect line	status of		lay as des	Value "1" = "0" = "1" =	the table On, Off mode2, mode1 On, Off On, Off On, Off On, Off On, Off				
									"0" =	Off				
		Stat							ue(D7~D0)					
Default				equence				00_0000 (· · ·					
	S/W Reset 0000_0000 (00h) H/W Reset 0000_0000 (00h)													
		H/VV	Keset				000	JU_UUUU (uun)					



10.1.10 SLPIN (10h): Sleep In

10H						SLF	PIN (Sle	ep In)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPIN	0	1	1	-	0	0	0	1	0	0	0	0	(10h)
Parameter						No Par	rameter						-
Description								power con oscillator is			el scanni	ng is stop	ped.
Restriction	Comman	nd (11h). C is in Sle	ep Out or	· Display (On mode		essary to	In mode. Si wait 120m					
	Stat	tus						Default Va	alue				
	Pow	ver On Se	equence					Sleep in m	node				
Default	S/W	/ Reset						Sleep in m	node				
	H/W	/ Reset						Sleep in m	node				
Flow Chart		(Auto to [SLPIN Display what lank screematic No DISP ON/Command Drain Charge From LCI Panel	en effect OFF s)				Stop DC-DC Converter Stop Internal Oscillator Pep In Mod		Pa Se	ommand arameter Display Action Mode		

10.1.11 SLPOUT (11h): Sleep Out

11H						SLPC	UT (Slee	ep Out)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
SLPOUT	0	1	1	-	0	0	0	1	0	0	0	1	(11h)
Parameter						No Pa	rameter						-
Description				leep mode converter i		d, Internal	display	oscillator is	s started,	and pane	el scannin	g is starte	ed.
Restriction	Commar -When IO timing fo -When IO	nd (10h). C is in Sle or the supp C is in Sle	eep In mo	de, it is ne es and clo r Display (ecessary fock circuit	to wait 12 s. , it is nece	Omsec b	ut mode. S efore send wait 120m diagnostic	ling next	command	l because	of the sta	abilizatio
	Sta	tus						Default Va	alue				
Default	Pov	wer On Se	equence					Sleep in m	node				
	S/W	V Reset						Sleep in m	node				
	H/V	V Reset						Sleep in m	node				
Flow Chart		Ir Os	Start Internal Scillator Itart up Internal Internal Itart up Inte			scr (Au to	een for 2	emory is in the with rent in table gs		Pa Se	ommand arameter Display Action Mode		

10.1.12 PTLON (12h): Partial Display Mode On

12H					PTLON	(12h): Pa	artial Dis	play Mo	de On				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PTLON	0	↑	1	-	0	0	0	1	0	0	1	0	(12h)
Parameter						No Parar	meter						-
Description		e Partial		Partial mode	·				•		al Area d	command	I (30h)
Default				Status er On Sequ S/W Reset H/W Reset					No No	Default Varmal Moormal	de On de On		
Flow Chart	See Pa	artial Are	a (30h)										

10.1.13 NORON (13h): Normal Display Mode On

13H					NORON	(Norma	l Displa	y Mode	On)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NORON	0	↑	1	-	0	0	0	1	0	0	1	1	(13h)
Parameter					No	Parame	eter						-
Description	-Normal	display m	ode on m	eans Part	normal mo ial mode o e On comr	ff.	2h)						
Default			S	Status On Seque William Reset					No No	efault Varmal Moormal	de On de On		
Flow Chart	See Pa	rtial Area	a Definitio	on Descri	ptions for	details	of whe	n to use	e this co	ommano	d		

10.1.14 INVOFF (20h): Display Inversion Off

20H				SIOII OII	IVNO	F (Norm	al Dienl	av Mode	Off)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVOFF	0	†	1	-	0	0	<u></u> 1	0	0	0	0	0	(20h)
Parameter			'			No Parar			<u> </u>				-
Description	-This co		Top- (0,0)	Left 、		y inversion			Display				
				Status						Default \			
Default				er On Sequ							rsion off		
20.00.0				S/W Reset							rsion off		
				H/W Reset					Disp	olay Inve	rsion off		
Flow Chart				Invers	olay			Co Pal	mmand rameter isplay				

10.1.15 INVON (21h): Display Inversion On

21H				IV	NOFF (Display	Inversi	ion On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVON	0	1	1	-	0	0	1	0	0	0	0	1	(21h)
Parameter					No Pa	rameter			•			•	-
Description		m Display	Inversion (On, the Disp (Examp Memory	inversional invers	on mode)	and (20		ıld be wi	ritten.		
Default			S/W I	Sequence Reset Reset					Displa Displa	efault Va ay Invers ay Invers ay Invers	sion off		
Flow Chart			ĮN.	Display version OF Mode VON (21h) Display oversion Of Mode				Comn Paran Disp Acti	nand neter olay on de				

10.1.16 GAMSET (26h): Gamma Set

26H						GAMS	ET (Gam	ma Set)								
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
GAMSET	0	↑	1	-	0	0	1	0	0	1	1	0	(26h			
Parameter	1	↑	1	-	-	-	-	-	GC3	GC2	GC1	GC0				
								the currer					n be			
	GC	[7:0]	Parar	neter	Curve S	elected										
Description						G	S=1				GS=0					
Description		01h										,				
								•								
	 															
	Note: All		•	•		amma Ci	irve 4 (G	51.0)		Gamma	Curve 4	(G1.8)				
									Г	Default V	alue					
			Powe		uence						aiuc					
Default										01h						
										01h						
				GAMSE	T (26h)		01h GC0 Gamma Curve 1 (G2.2) Gamma Curve 1 (G1.0) 02h GC1 Gamma Curve 2 (G1.8) Gamma Curve 2 (G2.5) 04h GC2 Gamma Curve 3 (G2.5) Gamma Curve 3 (G2.2) 08h GC3 Gamma Curve 4 (G1.0) Gamma Curve 4 (G1.8) Note: All other values are undefined. Status Default Value Power On Sequence 01h S/W Reset 01h									
Flow Chart				1s paran GC[Ne Gam Cur Load	7:0]			Acti Mod	on							

10.1.17 DISPOFF (28h): Display Off


28H						DISPO	OFF (Disp	olay Off)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPOFF	0	↑	1	-	0	0	1	0	1	0	0	0	(28h)
Parameter						No Pa	rameter						- 1
Description	- This	command command will be in this	d makes d does n no abnor		e of conf any oth	er status. on the disp 29h)		nory.					
Default			Pov	Status ver On Se S/W Res H/W Res	quence set					Default V Display Display Display	off off		
Flow Chart				Disp	olay On lode	F		P	egen ommar aramete Display Action Mode equentitranster	er /			

10.1.18 DISPON (29h): Display On

29H						DISPO	N (Displa	ay On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
DISPON	0	↑	1	-	0	0	1	0	1	0	0	1	(29h)
Parameter						No Para	ameter		•				-
Description	- Outpu	it from the	e Frame N		enabled.	its of fram							
Default				Status er On Seq S/W Rese H/W Rese	t					Default V Display Display Display	off off		
Flow Chart					Display Mode	ON		Displation Modern Sequentianst	eter ay ential				


10.1.19 CASET (2Ah): Column Address Set

2AH					CA	ASET(Co	lumn Ado	dress Se	t)_				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
CASET(2Ah)	0	1	1	-	0	0	1	0	1	0	1	0	(2Ał
1 st parameter	1	1	1	-	XS15	XS14	XS13	XS12	XS11	XS10	XS9	XS8	
2 nd parameter	1	1	1	-	XS7	XS6	XS5	XS4	XS3	XS2	XS1	XS0	
3 rd parameter	1	↑	1	-	XE15	XE14	XE13	XE12	XE11	XE10	XE9	XE8	
4 th parameter	1	1	1	-	XE7	XE6	XE5	XE4	XE3	XE2	XE1	XE0	
Description				XE [7:0] one col			rame Me		d comes.				
	When X	S [15:0] o	r XE [15:	equal to o 0] is great (GM = '11	ter than n	naximum		ike below	, data of	out of ran	nge will be	e ignored	
Restriction	(Parame	eter range 162 memo	: 0 < XS ory base : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] <)') E [15:0] <	< 159 (00	83h)): M\	/="1") /="0")					
Restriction	(Parame	eter range	: 0 < XS ory base : 0 < XS : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] < D') E [15:0] < E [15:0] <	< 159 (00	9Fh)): M\ 83h)): M\	/="1") /="0") /="1")		lt Value			
Restriction	(Parame	eter range 162 memo	: 0 < XS ory base : 0 < XS : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] <)') E [15:0] <	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\	/="1") /="0") /="1")	Defau E [7:0] (M		XE [7	':0] (MV=	·1')
Restriction	(Parame	eter range	: 0 < XS pry base : 0 < XS : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] < D') E [15:0] < E [15:0] <	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\ A1h)): M\	/="1") /="0") /="1")				:0] (MV=	'1')
	(Parame 2. 132X1 (Parame (Parame	eter range deter range eter range GM Stat	: 0 < XS ory base : 0 < XS : 0 < XS : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] < E [15:0] < E [15:0] < E [15:0] <	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\ A1h)): M\ XS [7:0]	/="1") /="0") /="1")		V='0 ') 007Fh	(127)	':0] (MV= 9Fh (159)	
Restriction	(Parame 2. 132X1 (Parame (Parame	eter range eter range eter range GM Stat GM='1 (128x16	: 0 < XS ory base : 0 < XS : 0 < XS : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X	E [15:0] < E [15:0] < E [15:0] < E [15:0] < Status wer On equence	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\ A1h)): M\ XS [7:0]	/="1") /="0") /="1")	[7:0] (M	V='0 ') 007Fh	(127)	- \	
	(Parame 2. 132X1 (Parame (Parame	eter range eter range eter range GM Stat GM='1 (128x16 memory b	: 0 < XS pry base : 0 < XS to < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X Po Se S/V Po	E [15:0] < E [15:0] < E [15:0] < E [15:0] < Status Ower On equence V Reset W Reset W Reset W Rower On	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\ A1h)): M\ XS [7:0] 0000h 0000h	/="1") /="0") /="1")	[7:0] (M	V='0 ') 007Fh 27)	(127) 009 (127)	- \	
	(Parame 2. 132X1 (Parame (Parame	eter range eter range eter range GM Stat GM='1 (128x16 memory b	: 0 < XS ory base : 0 < XS	[15:0] < X (GM = '00 [15:0] < X [15:0] < X Po Se S/V Po Se	E [15:0] < E [15:0] < E [15:0] < E [15:0] < Status ower On equence W Reset W Reset	< 159 (00 < 131 (00 < 161 (00	9Fh)): M\ 83h)): M\ A1h)): M\ XS [7:0] 0000h 0000h 0000h	/="1") /="0") /="1")	[7:0] (M	V='0 ') 007Fh 27) 007Fh 0083h	(127) 009 (127) (131)	- \)



10.1.20 RASET (2Bh): Row Address Set

2BH					R	ASET (R	ow Addr	ess Set)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	НЕ
RASET (2Bh)	0	↑	1	-	0	0	1	0	1	0	1	1	(2B
1 st parameter	1	†	1	-	YS15	YS14	YS13	YS12	YS11	YS10	YS9	YS8	Ì
2 nd parameter	1	↑	1	-	YS7	YS6	YS5	YS4	YS3	YS2	YS1	YS0	
3 rd parameter	1	↑	1	-	YE15	YE14	YE13	YE12	YE11	YE10	YE9	YE8	
4 th parameter	1	↑	1	-	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
Description								ommand	comes.				
Restriction	When YS 1. 128X1 (Parame (Parame 2. 132X1 (Parame	60 memo ter range: ter range: 62 memo ter range:	YE [15:0 ry base (0 < YS [0 < YS [ry base (0 < YS [ry base (0 < YS [qual to or l or l qual to or l qual to or l qual to or l 15:0] < YE qual to or l qual to or l qu	[15:0] < [15:0] < [15:0] <	naximum 159 (009 127 (007 161 (00A	row addr Fh)): MV= Fh)): MV= 1h)): MV=	="0" ="1" ="0"	pelow, da	ta of out	of range	will be ig	nored
	(Parame	ter range.											
				Otatio					Default Va	alue			
		M status		Statu	S	YS	S [15:0]		Default Va [15:0] (M		YE [15:0	0] (MV='1	')
	G			Statu Power Sequer	On		S [15:0]					D] (MV='1	')
Default	Gl	M status		Power	On nce	C		YE		V='0 ') 009Fh	(159)	D] (MV='1	')
Default	Gl	M status GM='11' 128x160		Power Sequer	On nce set	(000h	YE	[15:0] (M	V='0 ') 009Fh	(159) 007F		')
Default	Gl (1	M status GM='11' 128x160 nory base GM='00'		Power Sequer S/W Re	On oce set on	(0000h	YE	[15:0] (M	V='0 ') 009Fh	(159) 007F (159)		')
Default	GI (1 men	M status GM='11' 128x160 nory base)	Power Sequer	On set set On	(0000h 0000h 0000h	YE	[15:0] (M	009Fh 59) 009Fh 009Fh	(159) 007F (159) (161)		')



10.1.21 RAMWR (2Ch): Memory Write

2CH						AMWR	Memory	/ Write\					
Inst / Para	D/CY	WPY	RDY	D17-8					D3	D2	D1	DO	HEX
RAMWR													(2Ch)
1st parameter		'											(2011)
						טע	US	D4 	D3		וע		
Nth parameter	1												
Nui parameter	In all co		es, there i	is no restric	tion on le		•		<u> </u>	DZ	ט ו	<u> </u>	I
Description	Memory 2. 132x	y range:	(0000h, 0	0000h) -> (0	07Fh, 09	PFh)							
	Memor	y range:	(0000h, C	0000h) -> (0	083h, 00	A1h)							
				Status					D ₄	efault Val	ue		
Default			Pow		ence			Cont				lomly	
Dolault			1 000										=
													_
	L			1777 110000					itorito or i	nemory	3 1101 010	arca	
Flow Chart					Data D1	[7:0],D2 7:0]	[7:0]		Comma	nd ter /	 		
				A	Any Com	nmand			Sequent		 		

10.1.22 RGBSET (2Dh): Color Setting for 4K, 65K and 262K


2DH				RGBS	SET (Col	or Set fo	r 4K, 65	K, 262K	and 16.7	M)			
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RGBSET	0	↑	1	-	0	0	1	0	1	1	0	1	(2Dh
1st parameter	1	↑	1	ı	-	-	R005	R004	R003	R002	R001	R000	
	1	<u> </u>	1	ı	-	-	Rnn5	Rnn4	Rnn3	Rnn2	Rnn1	Rnn0	
	1	↑	1	i	-	ı	R315	R314	R313	R312	R311	R310	
	1	↑	1	-	-	-	G005	G004	G003	G002	G001	G000	
	1	↑	1	-	-	-	Gnn5	Gnn4	Gnn3	Gnn2	Gnn1	Gnn0	
	1	↑	1	-	-	-	G635	G634	G633	G632	G631	G630	
	1	1	1	-	-	-	B005	B004	B003	B002	B001	B000	
	1	1	1	-	-	-	Bnn5	Bnn4	Bnn3	Bnn2	Bnn1	Bnn0	
28th parameter	1	↑	1	-	-	-	B315	B314	B313	B312	B311	B310	
Description	In this contable. This continued to the contable	ondition, 4 nmand ha	K-color (4-4-4) and ct on other	65K-cold	or(5-6-5) nds/paran e Memoi	data inpu neters ar y is writt	ut are tran	nsferred (6(R)-6(G me mem)-6(B) th		
	Do not s	end any d	ommand	before the	last data	a is sent	or LUT is	not defir	ned corre	ectly.			
				Status					D	efault Va	lue		
Defeat			Power	r On Seque	ence					Randon	1		
Default			5	S/W Reset				Conte	nts of the	e look-up	table pr	otected	
			H	I/W Reset						Randon	า		
Flow Chart					FET (2DI	,			Comm	eter			

2EH	D (2Eh): Memory Read RAMHD (Memory Read)													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
RAMHD	0	↑ ↑	1	-	0	0	1	0	1	1	1	0	(2Et	
1 st parameter	1	1	<u> </u>	-	0	0	'	0	'	'	'	U	(ZLI	
2 nd parameter	1	1	<u> </u>	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		
2 parameter	1	1	<u> </u>											
N+1)th parameter	1	1	<u> </u>	D17-8	D7	D6	D5	D4	D3	D2	D1	D0		
, ,	-This comm -When this Row positio	and is use		fer data fror	n frame	memor	y to MC	CU.					n/Star	
Description	-The Start Column/Start Row positions are different in accordance with MADCTL setting. -Then D[17:0] is read back from the frame memory and the column register and the row register increments section 9.10 -Frame Read can be cancelled by sending any other command. -The data color coding is fixed to 18-bit in reading function. Please see section 9.8 "Data color coding" for coding (18-bit cases), when there is used 8, 9, 16 and 18-bit data lines for image data. Note1: The Command 3Ah should be set to 66h when reading pixel data from frame memory. Please check													
Default	LUT in chapter 9.17 when using memory read function. Status Default Value Power On Sequence Contents of memory is set randomly S/W Reset Contents of memory is not cleared													
Flow Chart				Dummy Image Data ol1[7:0], D2[7:0] Any Command			Per See	egence ommand arameter Display Action Mode equential ranster	<u> </u>	nemory	15 1101 0	real eu		

10.1.24 PTLAR (30h): Partial Area


30H	PTLAR (Partial Area)														
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
PTLAR	0	↑	1	-	0	0	1	1	0	0	0	0	(30h)		
1st parameter	1	↑	1	-	PSL15	PSL14	PSL13	PSL12	PSL11	PSL10	PSL9	PSL8			
2nd parameter	1	↑	1	-	PSL7	PSL6	PSL5	PSL4	PSL3	PSL2	PSL1	PSL0			
3rd parameter	1	↑	1	-	PEL15	PEL14	PEL13	PEL12	PEL11	PEL10	PEL9	PEL8			
4th parameter	1	↑	1	-	PEL7	PEL6	PEL5	PEL4	PEL3	PEL2	PEL1	PEL0			

- -This command defines the partial mode's display area.
- -There are 4 parameters associated with this command, the first defines the Start Row (PSL) and the second the End Row (PEL), as illustrated in the figures below. PSL and PEL refer to the Frame Memory row address counter.
- -If End Row > Start Row, when MADCTL ML='0'




-If End Row > Start Row, when MADCTL ML='1'

Description




-If End Row < Start Row, when MADCTL ML='0'



-If End Row = Start Row then the Partial Area will be one row deep.

Default

Status		Default Value									
Status	PSL [15:0]	PEL [15:0]								
GM[1:0]	"xx"	GM[1:0]="11"	GM[1:0]="00"								
Power On Sequence	0000h	009Fh	00A1h								
S/W Reset	0000h	009Fh	00A1h								
H/W Reset	0000h	009Fh	00A1h								



10.1.25 TEOFF (34h): Tearing Effect Line OFF


34H	TEOFF (Tearing Effect Line OFF)														
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
TEOFF	0	1	1	-	0	0	1	1	0	1	0	0	(34h)		
Parameter						No Para	meter						-		
Description	-This co	mmand is	used to	turn OFF (Active Lo	w) the Te	earing Eff	ect outpu	ıt signal f	rom the	ΓE signal	line.			
Default				Status er On Sequ S/W Rese H/W Rese	t			OFF OFF							
Flow Chart					E Line O ON TEOF	F		Para Di A Seq	gend nmand ameter splay ction lode uential						

10.1.26 TEON (35h): Tearing Effect Line ON

35H						TEON (T	earing E	ffect Line	e ON)							
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
TEON	0	1	1	-	0	0	1	1	0	1	0	1	(35h)			
Parameter	1	↑	1	-	0	0	0	0	0	0	0	TEM				
Description	-This ou -The Te -When Vertica	aring Eff	ot affecte fect Line 0': The	o turn ON ed by chan On has or Tearing E	eging MA	ADCTL bit	t ML. ch descr	ibes the r ts of V-E T _{vdl}	node of	the Teari	ng Effect ation onl	T _{vdh}) :			
		I l time s —— uring Sle		ode with Te	earing E	ffect Line	On, Tea	T _{vdl}	ct Output	t pin will t		T _{vdh}				
-				Status	S					Defau	It Value					
D-6-19			Po	wer On Se			Tearing effect off & TEM=0									
Default				S/W Re							ct off & TE					
				H/W Re	set				Tea	ring effec	t off & TE	EM=0				
Flow Chart					TE TE Lin	e Outpu			Display Action Mode	nd er						

10.1.27 MADCTL (36h): Memory Data Access Control

36H																
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
MADCTL	0	↑	1	-	0	0	1	1	0	1	1	0	(36h)			
Parameter	1	1	1	-	MY	MX	MV	ML	RGB	МН	-	-				
		Bit MY MX MV ML	efines rea	Row A Column Row/Co	NAME Address (Address dumn Exc	Order Gorder Change	of frame	Th LC '0' = '1' =	ese 3bits writ CD vertica LCD ver LCD ver Color so '0' =R0 '1' =B0	te/read did il refresh of tical refre tical refre elector sw GB color f GR color f	MCU to merection. direction of the shadden of the	control Bottom n to Top rol l,				
	1	МН		Horizont	al Refres	h Order		LCD horizontal refresh direction control '0' = LCD horizontal refresh Left to right '1' = LCD horizontal refresh right to left								
	-Bit Ass	ignment	T	op-left (0,	0)		T	op-left (0, 0								
Description	Memory Display Send first Send 2nd Send 3rd															
	Top-left (0, 0) Memory Display ML="1" Send 3rd Send 2rd Send first															
			R	GB="0"						RGB="	'1"					
			D	river IC						Driver						
		G B	R G	B –	R	G B SIG132		R G SIG1	В	G B		R G				
		ţ	ţ			▼ SIG132		ţ		ļ		ţ				
	R	G B	R G	В —	R		SIG1 SIG2 SIG132 B G R B G R B G R B G R LCD panel LCD panel R B G R									




10.1.28 IDMOFF (38h): Idle Mode Off

38H	IDMOFF (Idle Mode Off)														
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
IDMOFF	0	↑	1	-	0	0	1	1	1	0	0	0	(38h)		
Parameter						No Para	meter						-		
	-This command is used to recover from Idle mode on.														
Description	-In the ic	dle off mo	de,												
Description	1. LCD o	can displa	y 4096, 6	5k or 262k	colors.										
	2. Norma	Normal frame frequency is applied.													
			S	status						ault Value					
Default			Power C	n Sequen	се					Mode Of					
Delault			S/V	V Reset					Idle	Mode Of	ff				
			H/V	V Reset					Idle	Mode Of	ff				
Flow Chart					e on mo			Pa Se	egeno ommano eramete Display Action Mode						

10.1.29 IDMON (39h): Idle Mode On

39H						IDMON	(Idle Mo	ode On)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
IDMOFF	0	1	1	=	0	0	1	1	1	0	0	1	(39h)
Parameter						No Para	neter						-
Parameter	-This command is used to enter into Idle mode on. -There will be no abnormal visible effect on the display mode change transition. -In the idle on mode, 1. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Memory, 8 color depth data is displayed. 2. 8-Color mode frame frequency is applied. 3. Exit from IDMON by Idle Mode Off (38h) command (Example) Memory Display												
		G	G5 G4 G3 G2 G1 G0 B5 B4 B3 B4 B1 B 0xxxxx 0xxxxx 0xxxxx 1xxxxx 0xxxxx 0xxxxx 0xxxxx 0xxxxx 0xxxxx 1xxxxx 1xxxxx 0xxxxx 1xxxxx 1xxxxx 1xxxxx 1xxxxx 1xxxxx 0xxxxx										
	<u> </u>	Wh	ite		1xxxx	.X		1xx	(XX		IX	XXXX	
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In										Availability Yes Yes No No Yes		
Default	Status Power On Sequence S/W Reset H/W Reset							Default Value Idle Mode Off Idle Mode Off Idle Mode Off					



10.1.30 COLMOD (3Ah): Interface Pixel Format

3AH	,	COLMOD (3Ah): Interface Pixel Format													
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
COLMOD	0	↑ ↑	1	-	0	0	1	1	1	0	1	0	(3Ah)		
Parameter	1	<u> </u>	1	_	-	-				IFPF2	IFPF1	IFPF0	(3/11)		
· uramoto.	This com	nmand is	used to d	lefine the		·	ture data	, which is	to be tra			1 1110			
		IF	PF[2:0]				MC	CU Interfa	ce Color	Format					
		011		3					bit/pixel						
December		101		5				16-	bit/pixel						
Description		110		6					bit/pixel						
		111		7				No	o used						
		The Comr re-set to	nand 3Al 66h whe	nit/Pixel or n should b n reading ction.	e set at	55h whei	n writing 1	16-bit/pixe	el data int	to frame i	memory,	but 3Ah s	should be		
		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out No Partial Mode On, Idle Mode On, Sleep Out No													
		Normal Mode On, Idle Mode On, Sleep Out Yes													
Register	Partial Mode On, Idle Mode Off, Sleep Out No														
Availability															
			Partial			de On, Sl	eep Out								
	L				Sleep In						Yes				
			Status					D	efault Val						
							IFPF[2:0]		VIPF[3:0]					
Default			On Seq				0(18-bit/F			0110(18-bit/Pixel)					
			M Rese				No Chang			No Change 0110(18-bit/Pixel)					
	<u>L</u>	F	I/W Rese	et		011	0(18-bit/F	rixel)		011	10(18-bit/	Pixel)			
Flow Chart					18-bit/Pix COLN 1s Paran 16-bit/Pix	MOD sit neter		Para Dis Acc	mand meter play tion ode	 					

10.1.31 RDID1 (DAh): Read ID1 Value

DAH						RDID1	Read ID	1 Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID1	0	1	1	-	1	1	0	1	1	0	1	0	(DAh)
1st parameter	1	1	↑	-		_	-	_	_	-	_	_	-
2nd parameter	1	1	1	-	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	
Description	-The 1st	paramete	er is dumi ter (ID17	to ID10): I	dule's ma	anufactur lule's mar	er ID						
	NOTE: S	see comm	nand RDL	OID (04h),		ameter.			_				_
					Status						Availabilit	ty	
	<u> </u>			Mode On							Yes		
Register	<u> </u>			Mode On							Yes		
Availability				Mode On,							No		
			Partial	Mode On,		le On, Sle	ep Out				No		
					Sleep In						Yes		
			_	Status					[Default Va	alue		
Default	<u> </u>			er On Sec						-			
	-			S/W Rese						-			
Flow Chart		Se	Read I	 ⊇nd /	de	Para	Dumn Read I	D1 ny d	de		Comm Param Displ Actio	eter / ay on le ntial	

10.1.32 RDID2 (DBh): Read ID2 Value

10.1.32 KUIU.	(22)					DDIDO	Decile) Velo					
DBH Inst / Para	D/CX	MDV	DDV	D47.0	רח		Read ID2		Da	D2	D1	DO	LIEV
Inst / Para RDID2	0 0	WRX	RDX 1	D17-8	D7	D6 1	D5 0	D4 1	D3	D2 0	D1	D0 1	HEX (DBh)
1 st parameter	1	1	1	-	<u>1</u>	<u> </u>	-	-	<u>1</u>	-	-	-	(DBN)
2 nd parameter	1	1	<u> </u>	-	1	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
	-This rea	d byte re	turns 8-bi er is dumi	t LCD mo	odule/driv	ver version	n ID		1520	1022	1521	1520	I
	-Parame	ter Range	e: ID=80h	to FFh									
Description		ID	26 to ID2	20			Version				Changes	6	
			80h										
			81h										
			82h										
			83h										
	NOTE: S	See comm	nand RDE	OID (04h),	, 3rd para	ameter.							
			Normal	Mode On	Status	de Off, SI	een Out				Availabilit Yes	Y	
Register						de On, Sl					Yes		
Availability						de Off, Sle					No		
						de On, Sle	_				No		
					Sleep In						Yes		
				Status					[Default Va			
Default				er On Sec						NV Valu			
Boldan				S/W Res						NV Valu			
	<u> </u>			H/W Res	<u> </u>					NV Valu	_		<u></u>
Flow Chart			ial I/F Read ID2 Send 2nd paramete		e F	Se	ead ID2 w ummy Read w end 2nd rameter	H	ost play		Com Para Dis Ac Sequ	gend amand ameter splay stion ode	

10.1.33 RDID3 (DCh): Read ID3 Value

DCH						RDID3 (I	Read ID2	Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RDID3	0	1	1	-	1	1	0	1	1	1	0	0	(DCh
1 st parameter	1	1	1	-	-	-	-	-	-	-	-	-	-
2 nd parameter	1	1	↑	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	
Description	-The 1st	paramete I paramet	er is dumr er (ID37	t LCD mod my data to ID30): L DID (04h), 4	CD modu	ıle/driver	ID.						
Register Availability			Normal Partial	Mode On, Mode On, Mode On, Mode On,	ldle Mode	e On, Sle e Off, Sle	ep Out			,	Availabilit Yes Yes No No Yes	у	
Default		_		Status er On Sequ S/W Rese H/W Rese	t	_		_	D	efault Va NV Valu NV Valu NV Valu	e e	_	
Flow Chart		R	ead ID3 end 2nd arameter	Mode	Pa	Rea Dui Re	d ID3	ode Ho Disp			Par D A Sec	gend mmand rameter isplay diction	



10.2 Panel Function Command List and Description

Table 10.2.1 Panel Function Command List (1)

Instruction	Refer	D/CX	WRX	RDX	D23-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	ı	1	0	1	1	0	0	0	1	(B1h)	In normal mode (Full colors)
FRMCTR1	10.2.1	1	1	1	1					RTNA3	RTNA2	RTNA1	RTNA0		RTNA set 1-line
		1	1	1	-			FPA5	FPA4	FPA3	FPA2	FPA1	FPA0		period FPA: front porch
		1	1	1	-			BPA5	BPA4	BPA3	BPA2	BPA1	BPA0		BPA: back porch
		0	1	1	1	1	0	1	1	0	0	1	0	(B2h)	In Idle mode (8-colors)
FRMCTR2	10.2.2	1	1	1	ı					RTNB3	RTNB2	RTNB1	RTNB0		RTNB: set 1-line
		1	1	1	-			FPB5	FPB4	FPB3	FPB2	FPB1	FPB0		period FPB: front porch
		1	1	1	-			BPB5	BPB4	BPB3	BPB2	BPB1	BPB0		BPB: back porch
		0	↑	1	ı	1	0	1	1	0	0	1	1	(B3h)	In partial mode + Full colors
		1	1	1	-					RTNC3	RTNC2	RTNC1	RTNC0		
		1	1	1	-			FPC5	FPC4	FPC3	FPC2	FPC1	FPC0		RTNC,RTND: set
FRMCTR3	10.2.3	1	1	1	-			BPC5	BPC4	BPC3	BPC2	BPC1	BPC0		1-line period
		1	1	1	-					RTND3	RTND2	RTND1	RTND0		FPC,FPD: front porch
		1	1	1	-			FPD5	FPD4	FPD3	FPD2	FPD1	FPD0		BPC,BPD: back porch
		1	1	1	ı			BPD5	BPD4	BPD3	BPD2	BPD1	BPD0		
INIVOTE	40.0.4	0	↑	1	-	1	0	1	1	0	1	0	0	(B4h)	Display inversion control
INVCTR	10.2.4	1	1	1	-	0	0	0	0	0	NLA	NLB	NLC		NLA,NLB,NLC set inversion

Table 10.2.2 Panel Function Command List (2)

Instruction			WRX	Í	nd Lis	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
III delloii	KCICI	0	↑	1	-	1	1	0	0	0	0	0	0		Power control setting
		1	1	1	-	AVDD[2]							-	(501)	
PWCTR1	10.2.5	1	1	1	-	0	0	0	VRHN 4	VRHN 3	VRHN 2	VRHN 1	VRHN 0		VRH: Set the GVDD voltage
		1	1	1		MODE [1]	MODE [0]	0	0	0	1	0	0		
		0	1	1	-	1	1	0	0	0	0	0	1	(C1h)	Power control setting
PWCTR2	10.2.6	1	1	1	ı	VGH2 5[1]	VGH2 5[0]	ı	-	VGLSEL [1]	VGLSEL [0]	VGHBT[1]	VGHBT[0]		BT: set VGH/ VGL voltage
		0	↑	1	-	1	1	0	0	0	0	1	0	(C2h)	In normal mode (Full colors)
PWCTR3	10.2.7	1	1	1	-	DCA9	DCA8	SAPA 2	SAPA 1	SAPA 0	APA2	APA1	APA0		APA: adjust the operational amplifier
			'		-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0		DCA: adjust the booster Voltage
		0	1	1	-	1	1	0	0	0	0	1	1	(C3h)	In Idle mode (8-colors)
PWCTR4	10.2.8	1	1	1	-	DCB9	DCB8	SAPB 2	SAPB 1	SAPB 0	APB2	APB1	APB0		APB: adjust the operational amplifier DCB: adjust the booster
					-	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0		Voltage
		0	1	1	-	1	1	0	0	0	1	0	0	(C4h)	In partial mode + Full
DWOTDE	40.00	1	1	1	-	DCC9	DCC8	SAPC 2	SAPC 1	SAPC 0	APC2	APC1	APC0		APC: adjust the
PWCTR5	10.2.9	1	1	1	-	DCC7	DCC6	DCC5	DCC4	DCC3	DCC2	DCC1	DCC0		operational amplifier DCC: adjust the booster circuit for Idle mode
) (MACTE A	10.0.10	0	1	1	=	1	1	0	0	0	1	0	1	(C5h)	VCOM control 1
VMCTR1	10.2.10	1	1	1	-	-	-	VCOMS 5	VCOMS 4	VCOMS 3	VCOMS 2	VCOMS 1	VCOMS 0		VCOM voltage control
		0	1	1	-	1	1	0	0	0	1	1	1	(C7h)	Set VCOM offset control
VMOFCTR	10.2.11	1	1	1	-	-	-	-	VMF4	VMF3	VMF2	VMF1	VMF0		
		0	1	1	-	1	1	0	1	0	0	0	1	(D1h)	Set LCM version code
WRID2	10.2.12	1	1	1	-	-	ID2[6]	ID2[5]	ID2[4]	ID2[3]	ID2[2]	ID2[1]	ID2[0]		

"-": Don't care

Note 1: C0h to C7h are fixed for about power controller

Table 10.2.3 Panel Function Command List (3)

Instruction	Refer	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
WDIDA	40.0.40	0	1	1	-	1	1	0	1	0	0	1	0	(D2h)	Customer Project code
WRID3	10.2.13	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30		Set the project code at ID3
		0	1	1	-	1	1	0	1	1	0	0	1	(D9)	
NVCTR1	10.2.14	1	↑	1	1	0	VMF _EN	ID2 _EN	0	0	0	0	EXT_ R		NVM control status
NVCTR2	10.2.15	0	1	1	-	1	1	0	1	1	1	1	0	(DEh)	NVM Read Command
NVOTRZ	10.2.13	1	1	1	-	1	0	1	0	0	1	0	1	A5	Action code
		0	1	1	-	1	1	0	1	1	1	1	1	(DFh)	NVM Write Command
NVCTR3	10.2.16	1	1	1	-	NVM_ IB7	NVM _ IB6	NVM _ IB5	NVM _ IB4	NVM _ IB3	NVM _ IB2	NVM _ IB1	NVM _ IB0		
NVCIRS	10.2.10	1	1	1	-	NVM _ CMD7					NVM _ CMD2				
		1	1	1	-	1	0	1	0	0	1	0	1	A5	

[&]quot;-": Don't care

Note 1: The D1h to D3h registers are fixed for about ID code setting.

Note 2: The D9h, DEh and DFh registers are used for NV Memory function controller. (Ex: write, clear, etc.)

Table 10.2.4 Panel Function Command List (4)

Table 10.2.4 Instruction			ĺ			D7	D6	D5	D4	D3	D2	D1	D0	Hex	Function
		0	1	1	-	1	1	1	0	0	0	0	0	(E0h)	Set
		1	1	1	-			VRFP[5]	VRFP[4]	VRFP[3]	VRFP[2]	VRFP[1]	VRF0P[0]		Gamma
		1	↑	1	-			VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]		adjustment
		1	1	1	-			PKP0[5]	PKP0[4]	PKP0[3]	PKP0[2]	PKP0[1]	PKP0[0]		(+ polarity)
		1	1	1	-			PKP1[5]	PKP1[4]	PKP1[3]	PKP1[2]	PKP1[1]	PKP1[0]		
		1	↑	1	-			PKP2[5]	PKP2[4]	PKP2[3]	PKP2[2]	PKP2[1]	PKP2[0]		
		1	1	1	-			PKP3[5]	PKP3[4]	PKP3[3]	PKP3[2]	PKP3[1]	PKP3[0]		
		1	1	1	-			PKP4[5]	PKP4[4]	PKP4[3]	PKP4[2]	PKP4[1]	PKP4[0]		
GAMCTRP11	0 2 1 7	1	↑	1	-			PKP5[5]	PKP5[4]	PKP5[3]	PKP5[2]	PKP5[1]	PKP5[0]		
C, avio i i i i	0.2.17	1	1	1	-			PKP6[5]	PKP6[4]	PKP6[3]	PKP6[2]	PKP6[1]	PKP6[0]		
		1	↑	1	-			PKP7[5]	PKP7[4]	PKP7[3]	PKP7[2]	PKP7[1]	PKP7[0]		
		1	↑	1	-			PKP8[5]	PKP8[4]	PKP8[3]	PKP8[2]	PKP8[1]	PKP8[0]		
		1	↑	1				PKP9[5]	PKP9[4]	PKP9[3]	PKP9[2]	PKP9[1]	PKP9[0]		
		1	1	1	-			SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]		
		1	↑	1	-			SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]		
		1	1	1				SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]		
		1	1	1	-			SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]		
		0	↑	1	-	1	1	1	0	0	0	0	1	(E1h)	Set
		1	↑	1	-			VRF0N[5]	VRF0N[4]	VRF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]		Gamma
		1	↑	1	-			VOS0N[5]	VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]		adjustment
		1	↑	1	-			PKN0[5]	PKN0[4]	PKN0[3]	PKN0[2]	PKN0[1]	PKN0[0]		(- polarity)
		1	↑	1	-			PKN1[5]	PKN1[4]	PKN1[3]	PKN1[2]	PKN1[1]	PKN1[0]		
		1	↑	1	-			PKN2[5]	PKN2[4]	PKN2[3]	PKN2[2]	PKN2[1]	PKN2[0]		
		1	↑	1	-			PKN3[5]	PKN3[4]	PKN3[3]	PKN3[2]	PKN3[1]	PKN3[0]		
		1	↑	1	-			PKN4[5]	PKN4[4]	PKN4[3]	PKN4[2]	PKN4[1]	PKN4[0]		
GAMCTRN11	0.2.18	1	↑	1	-			PKN5[5]	PKN5[4]	PKN5[3]	PKN5[2]	PKN5[1]	PKN5[0]		
		1	↑	1	-			PKN6[5]	PKN6[4]	PKN6[3]	PKN6[2]	PKN6[1]	PKN6[0]		
		1	↑	1	-			PKN7[5]	PKN7[4]	PKN7[3]	PKN7[2]	PKN7[1]	PKN7[0]		
		1	↑	1	-			PKN8[5]	PKN8[4]	PKN8[3]	PKN8[2]	PKN8[1]	PKN8[0]		
		1	1	1	-			PKN9[5]	PKN9[4]	PKN9[3]	PKN9[2]	PKN9[1]	PKN9[0]		
		1	1	1	-			SELV0N[5]	SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]		
		1	1	1	-			SELV1N[5]	SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]		
		1	1	1	-			SELV62N[5]	SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]		
		1	1	1	-			SELV63N[5]	SELV63N[4]	SELV63N[3]	SELV63N[2]	SELV63N[1]	SELV63N[0]		

"-": Don't care

Note 1: E0-E1 registers are fixed for adjusting Gamma

10.2.1 FRMCTR1 (B1h): Frame Rate Control (In normal mode/ Full colors)

B1H	,					`	R1 (Frame		ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEV
FRMCTR1	0	↑ ↑	1	D17-0	1	0	1	1	0	0	0	1	HEX (D4h)
1 st parameter	1	<u> </u>	1	-	-	-	-	-	RTNA3	RTNA2	RTNA1	RTNA0	(B1h)
2 nd parameter	1	<u> </u>	1	-	_	_	FPA5	FPA4	FPA3	FPA2	FPA1	FPA0	
3 rd parameter	1	<u> </u>	1	-	_	_	BPA5	BPA4	BPA3	BPA2	BPA1	BPA0	
Description		rate=fos		of the full A x 2 + 40									
			Status	S					Default V	alue			
							GM[1:	0] = "00"		GM	[1:0] = "11	"	
Default		Pow	er On Se	equence			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
Delault			S/W Re	set			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
			H/W Re	set			01h/2	Ch/2Dh		011	h/2Ch/2Bh	1	
Flow Chart			_		FRMCT	neter			Param Disp Action Sequentrans	neter / lay	 		

10.2.2 FRMCTR2 (B2h): Frame Rate Control (In Idle mode/ 8-colors)

В2Н						FRMCT	R2 (Frame	e Rate Co	ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
FRMCTR2	0	1	1	-	1	0	1	1	0	0	1	0	(B2h)
1 st parameter	1	<u> </u>	1	-	-	-	-	-	RTNB3	RTNB2	RTNB1	RTNB0	,
2 nd parameter	1	↑	1	-	-	-	FPB5	FPB4	FPB3	FPB2	FPB1	FPB0	
3 rd parameter	1	↑	1	-	•	-	BPB5	BPB4	BPB3	BPB2	BPB1	BPB0	
Description		rate=fos		of the Idle			3 + BPB))						
			Status	S					Default V	alue			
							GM[1:	0] = "00"		GM	l[1:0] = "11	"	
Default		Pow	er On Se	equence			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1	
Doladii			S/W Re	set			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1	
			H/W Re	set			01h/2	Ch/2Dh		01	h/2Ch/2Bh	1]
Flow Chart					t Parard parail	neter			Param Displ Action Seque trans	neter / lay on de	7 		

10.2.3 FRMCTR3 (B3h): Frame Rate Control (In Partial mode/ full colors)

взн					F	RMCT	R3 (Fram	e Rate Co	ntrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
FRMCTR3	0	1	1	-	1	0	1	1	0	0	1	1	(B
st parameter	1	<u>†</u>	1	-	-	-	-	-	RTNC	RTNC	RTNC	RTNC	
nd parameter	1	<u> </u>	1	-	-	-	FPC5	FPC4	FPC3	FPC2	FPC1	FPC0	
3 rd parameter	1	↑	1	-	-	-	BPC5	BPC4	BPC3	BPC2	BPC1	BPC0	
1 th parameter	1	↑	1	-	-	-	-	-	RTND	RTND	RTND	RTND	
5 th parameter	1	1	1	-	-	-	FPD5	FPD4	FPD3	FPD2	FPD1	FPD0	
oth parameter	1	1	1	-	-	-	BPD5	BPD4	BPD3	BPD2	BPD1	BPD0	
Description	- 1st pa	rameter t rameter t rate=fos	o 3rd pa	rameter a	re used	in dot ii in line i	nversion m nversion n C + BPC))						
	1030 = 1	020KI IZ	Ctotus						Default \	/alua			1
			Status	5			GMI1:	0] = "00"	Default V		l[1:0] = "11	"	
		Pow	er On Se	equence		01	h/2Ch/2D		/2Dh		2Bh/01h/2		1
Default			S/W Re			-	h/2Ch/2D				2Bh/01h/2		
			H/W Re				h/2Ch/2D				2Bh/01h/2		1
Flow Chart			_	1s	FRMCT t Param d param	neter			Param Disp Acti	lay	/ 		
											1		

10.2.4 INVCTR (B4h): Display Inversion Control

B4H					INVC	TR (Disp	lay Inve	rsion Cor	itrol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
INVCTR	0	1	1	-	1	0	1	1	0	1	0	0	(B4h)
Parameter	1	1	1	-	0	0	0	0	0	NLA	NLB	NLC	
		version se	mode co		normal m								
		NLA				Inve	rsion sett	ing in full		ormal mod	de		
		0						Dot Inve					
	-NLB: In	1 version se	etting in lo	dle mode	(Idle mod	de on)		Line Inve	ersion				
Description		NLB					Invers	ion setting	in Idle n	node			
		0						Dot Inve					
		1						Line Inve	ersion				
	-NLC: In	version s	etting in f	ull colors	partial mo	ode (Parti	al mode	on / Idle m	node off)				
		NLC				Inve	rsion set	ting in full	Colors p	artial mod	le		
		0						Dot Inve	ersion				
		1						Line Inve	ersion				
					Status				Default	Value			
									B4	h			
Default				Powe	r On Seq	uence			03	h			
Doladit					S/W Rese				03	h			
				H	I/W Rese	et			03	h			
Flow Chart					NVCTR	ter	7		Parame Displa Actio Mode	eter /	 		


10.2.5 PWCTR1 (C0h): Power Control 1

СОН						PWCTR1	(Power	Control 1)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR1	0	↑	1	_	1	1	0	0	0	0	0	0	(C0h)
1 st parameter	1	<u> </u>	1	-	1) VRHP4	VRHP3	VRHP2		VRHP0	(2011)
2 nd parameter	1	<u></u>	1	_	0	0	0		VRHN3	VRHN2		VRHN0	
3 rd parameter	 1	<u> </u>	1	-	MODE[1]			0	0	1	0	0	
5 parameter		'				INIODE[0]			U	l		U	1
		VDD[2:0	UJ		VDD			DDE[1:0]			CTION		4
	_	000			.5		00			2X			4
	0	01		4	.6		01			3X			
	0	10		4	.7		10			AUT	C		
	0	11		4	.8		11			3X			1
	1	00		4	.9					l .			_
	-	01		5									
	-	10			.1								
	-				on't use	thic cotti	na						
	1	11			eserve fo								
	·												
		VRHP[4:0]	GV	DD		VRH	N[4:0]		GVCL			
		00000		4.7			0000			-4.7			
		00001		4.6			0000			-4.65			
		00010		4.6			0001			-4.6			
		00011		4.5			0001			-4.55			
		00100		4.5			0010			-4.5			
		00101		4.4			0010			-4.45			
		00110		4.4			0011			-4.4			
		00111		4.3			0011			-4.35			
		01000		4.3			0100			-4.3 -4.25			
Description		01001		4.2 4.2			0100			-4.25 -4.2			
		01010 01011		4.2			010			-4.2 -4.15			
		01100		4.1			0110			-4.15			
		01101		4.0			0110			-4.05			
		01110		4	<u> </u>		0111			-4			
		01111		3.9	5		0111			-3.95			
		10000		3.9			1000			-3.9			
		10001		3.8			1000			-3.85			
		10010		3.8			1001	10		-3.8			
		10011		3.7	5		1001	11		-3.75			
		10100		3.7			1010	00		-3.7			
		10101		3.6	5		1010)1		-3.65			
		10110		3.6			1011	0		-3.6			
		10111		3.5	5		1011			-3.55			
		11000		3.5			1100			-3.5			
		11001		3.4			1100			-3.45			
		11010		3.4			1101			-3.4			
		11011		3.3			1101			-3.35			
		11100		3.3			1110			-3.3			
		11101		3.2			1110			-3.25			
		11110		3.2			1111			-3.2			
		11111		3.1	5		1111	1		-3.15			


	Status		Availability
	Normal Mode On, Idle Mod	de Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mod		Yes
Availability	Partial Mode On, Idle Mode	e Off, Sleep Out	Yes
	Partial Mode On, Idle Mod		Yes
	Sleep In		Yes
	Status	Default Value	
		C0h	
Default	Power On Sequence	82h/02h/84h	
Jeiault	S/W Reset	82h/02h/84h	
	H/W Reset	82h/02h/84h	
Flow Chart		PWCTR1 1st Parameter 2nd parameter	Legend Command Parameter Display Action Mode Sequential transter

10.2.6 PWCTR2 (C1h): Power Control 2

C1H						F	WCTR2 (Power	Control 2)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR2	0	↑	1	-	1	1	0	0	0	0	0	1	(C1h)
1 st parameter	1	1	1		VGH25[1]	VGH25[0] -	-	VGLSEL[1]	VGLSEL[0]	VGHBT[1]	VGHBT[0]	
1 st parameter Description		↑ the VGH		GL supp	oly power leading to 100 or 100 or 110 or 11	GLSEL[1	/GH *AVDD+ *AVDD+ *AVDD+ Oon't use	V2 2.1 2.2 2.3 2.4 VGH2	5 5 etting, reserv			VGHBT[0]	
Restriction	-The -VGI	deviati H-VGL	ion val <= 32\	ue of V	10 11 GH/ VGL		n with Me	-12 -13 easure		pecification	ı: Max <= 1	V	
Register Availability	\ \ F	Normal Partial N	Mode Mode C Mode C	On, Idle On, Idle	e Mode C e Mode C Mode Of Mode Or	n, Sleep f, Sleep	Out Out			Availabi Yes Yes Yes Yes Yes	lity		
Default		Status Power S/W Re	eset	quence	9	Defa C1h C5h C5h)					




10.2.7 PW	CTR3 (C2h): P	ower C	ontrol 3	3 (in No	rmal m	ode/ Fu	ıll color	s)				
C2H						PWCTR3	(Power 0	Control 3)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR3	0	1	1	-	1	1	0	0	0	0	1	0	(C2h)
1 st parameter	1	1	1	-	DCA9	DCA8	SAPA2	SAPA1	SAPA0	APA2	APA1	APA0	
2 nd parameter	1	1	1	-	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0	
		amount the amou									amplifier	for the so	ource
			AP[2:0]		t of Curr							
			000		Operat	ion of the	e operati	onal am	plifier sto	pps			
			001		Small								
			010		Mediur	n Low							
			011		Mediur	n							
			100		Mediur	n High							
			101		Large								
			110		Reserv	/ed							
			111		Reserv	/ed							
			SAP	[2:0]		t of Curr			•				
			000		Operat	ion of the	e operati	onal amp	olifier sto	ps			
December			001		Small								
Description			010		Mediun								
			011		Mediun								
			100		Mediun	n High							
			101		Large								
			110		Reserv								
			111		Reserv	ed							
	-Set the	e Booster	circuit S	Step-up c	ycle in N	Normal m	ode/ full	colors.					
			DCA	[9:8]	DCA[7:6]	DCA[5	5:4]	DCA[3	:2]	DCA[1:	0]	
		00	BCL	C /1	BCLK	7/1	BCLK	′1	BCLK/	1	BCLK/1		
		01	BCL	√1.5	BCLK		BCLK	1.5	BCLK/	1.5	BCLK/1	.5	
		10	BCL		BCLK		BCLK	12	BCLK/	2	BCLK/2)	
		11	BCL		BCLK		BCLK		BCLK/		BCLK/4		
	N . 5		•		·		<u> </u>	4	DCLIV	1	IDOLIV4	•	
	Note: B	CLK is C	lock fred	quency fo	or Booste	er circuit							
	Stat				·					ailability			
Register		mal Mod							Ye				
Register Availability		mal Mode tial Mode							Ye Ye				
		tial Mode							Ye				
		ep In							Ye				
	Sto	ntus			Det	fault Valu	IA.						
	312	itus			C2								
Default		wer On S	Sequence	e	0AI	n/00h							
	S/V	V Reset			0A	h/00h							
4		V Reset				h/00h							




10.2.8 PWCTR4 (C3h): Power Control 4 (in Idle mode/ 8-colors)

СЗН						PWCTR4	(Power 0	Control 4)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR4	0	↑	1	-	1	1	0	0	0	0	1	1	(C3h)
1 st parameter	1	<u> </u>	1	-	DCB9	DCB8	SAPB2		SAPB0	APB2	APB1	APB0	(0011)
2 nd parameter	1	<u>†</u>	1	-	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0	
		amount		ed currer	Amour	ne fixed It of Curr It on of the In Low In High		ource in	the ope al Amplif	ier	amplifier	for the s	ource
Description	-Set the	· Booster	000 001 010 011 100 101 110		Operat Small Mediun Mediun Large Reserv Reserv	t of Currion of the Low n Low n High ed	ent in Operation	onal amp					1
			DCB	9:8]	DCB[7:6]	DCB[5	5:4]	DCB[3	:2]	DCB[1:	0]	
		00	BCL	C /1	BCLK	7/1	BCLK/	′1	BCLK/	1	BCLK/1		
		01	BCL		BCLK	/1.5	BCLK/		BCLK/	1.5	BCLK/1	.5	
		10	BCL		BCLK		BCLK/		BCLK/		BCLK/2		
		11	BCL	4</td <td>BCLK</td> <td>/4</td> <td>BCLK/</td> <td>'4</td> <td>BCLK/</td> <td>4</td> <td>BCLK/4</td> <td></td> <td></td>	BCLK	/4	BCLK/	' 4	BCLK/	4	BCLK/4		
	Note: B	CLK is C	lock fred	uency fo	or Booste	er circuit							
Register	Nor	mal Mod mal Mod	e On, Idl	e Mode	On, Slee	p Out			Av Ye Ye				
Availability	Part	ial Mode ial Mode ep In							Ye Ye Ye	S			
Default		itus wer On S	Seguence	2	C3l	fault Valu h n/2Eh	ue						
Diffauit	S/V	V Reset V Reset	equence	-	8Al	n/2Eh n/2Eh n/2Eh							




10.2.9 PWCTR5 (C4h): Power Control 5 (in Partial mode/ full-colors)

10.2.9 PW	S 1 1 ()	 п). Г	- WGI G										
C4H						PWCTR5	(Power 0	Control 5)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
PWCTR5	0	1	1	-	1	1	0	0	0	1	0	0	(C4h)
1 st parameter	1	1	1	-	DCC9	DCC8	SAPC2	SAPC1	SAPC0	APC2	APC1	APC0	
2 nd parameter	1	1	1	-	DCC7	DCC6	DCC5	DCC4	DCC3	DCC2	DCC1	DCC0	
		e amount the amo		ed curre	nt from t	he fixed of Curr cion of the	current s	source in	the ope al Amplif	rational a	amplifier	for the so	ource
			100 101		Mediur	m High							
			110		Large Reserv	,od							
			111		Reserv								
			1111		Reserv	/eu							
			SAP	[2:0]	_	t of Curr			•				
			000		Operat	ion of the	e operati	onal amp	olifier sto	ps			
Description			001		Small								
			010		Mediun								
			011		Mediun								
			100		Mediun	n High							
			101		Large	vo d							
			110 111		Reserv								
					1.1000.1								
	-Set the	Booster							ı		ı		1
			DCC		DCC[DCC[DCC[3		DCC[1		
		00	BCL		BCLK		BCLK		BCLK/		BCLK/		
		01	BCL		BCLK		BCLK		BCLK/		BCLK/		ļ
		10	BCL		BCLK		BCLK		BCLK/		BCLK/2		ļ
		11	BCL	(/4	BCLK	(/4	BCLK	/4	BCLK/	4	BCLK/	4	i
	Note: B	CLK is C	lock fred	juency fo	or Booste	er circuit							
	Stat									ailability			
Desister:		mal Mod							Ye				
Register Availability		mal Mod tial Mode							Ye:				\dashv
anabinty		tial Mode							Ye				\dashv
		ep In	,						Ye				
	Sta	itus			Det	fault Valu	ıe						
					C4	h							
Default		wer On S	Sequence	e		h/AAh							
		V Reset				h/AAh							
	H/V	V Reset			8AI	h/AAh							



10.2.10 VMCTR1 (C5h): VCOM Control 1

C5H					VI	MCTR1	(VCO	МС	ontrol 1)						
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	5	D4	D3	D2		D1	D0	HEX
VMCTR1	0	1	1	-	1	1	0		0	0	1		0	1	(C5h)
1 st parameter	1	1	1	-	-	-	VCON	AS5	VCOMS 4	VCOMS 3	VCOM	S 2	VCOMS 1	VCOMS	0
	VCON	∕l voltage s	etting.											_	
		VCOMS [5:0]	VCOM		VCOMS [5:0]	VCC	M		VCOM: [5:0]	VCC	OM		VCOM: [5:0]	s \	/СОМ
	0	000000	-0.425	16	010000	-0.82	25	32	100000	-1.2	25	48	110000) -	1.625
	1	000001	-0.45	17	010001	-0.8	35	33	10000	1 -1.2	25 4	49	11000	1	-1.65
	2	000010	-0.475	18	010010	-0.8	75	34	100010	-1.2	75	50	110010	o -	1.675
	3	000011	-0.5	19	010011	-0.9	9	35	10001	l -1.	3 !	51	11001	1	-1.7
	4	000100	-0.525	20	010100	-0.92	25	36	100100	-1.3	25	52	110100) -	1.725
	5	000101	-0.55	21	010101	-0.9	95	37	10010	I -1.3	35	53	11010 ⁻	1	-1.75
Description	6	000110	-0.575	22	010110	-0.9	75	38	100110	-1.3	75	54	110110) -	1.775
	7	000111	-0.6	23	010111	-1		39	10011	l -1.	4 ;	55	11011	1	-1.8
	8	001000	-0.625	24	011000	-1.02	25	40	101000	-1.4	25	56	111000) -	1.825
	9	001001	-0.65	25	011001	-1.0)5	41	10100	I -1.4	15	57	11100 ⁻	1	-1.85
	10	001010	-0.675	26	011010	-1.0	75	42	101010	-1.4	75	58	111010) -	1.875
	11	001011	-0.7	27	011011	-1.1	1	43	10101	l -1.	5	59	11101	1	-1.9
	12	001100	-0.725	28	011100	-1.12	25	44	101100	-1.5	25	60	111100) -	1.925
	13	001101	-0.75	29	011101	-1.1	5	45	10110	l -1.	55 (61	11110 ⁻	1	-1.95
	14	001110	-0.775	30	011110	-1.1	75	46	101110	-1.5	75 (62	111110) -	1.975
	15	001111	-0.8	31	011111	-1.3	2	47	101111	I -1.	6	63	111111	1	-2
		atus	0 111		0" 0	<u> </u>					ilabilit	y			
Register		ormal Mode ormal Mode								Yes Yes					
Availability	Pa	artial Mode	On, Idle	Mode C	Off, Sleep (Out				Yes					
 		artial Mode								Yes					
	SI	eep In								Yes					
	S	itatus			Default Va	lue									
					C5h										
Default		ower On S	equence		04h										
		I/W Reset			04h 04h										
		1/ VV 1\C3Cl			J-T11										



10.2.11 VMOFCTR (C7h): VCOM Offset Control

С7Н					VMO	FCTR (V	COM Offs	set Contr	ol)				
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
VMOFCTR	0	↑	1	_	1	1	0	0	0	1	1	1	(C7h)
Parameter	1	<u></u>	1	_	-	_	-	VMF4	VMF3	VMF2	VMF1	VMF0	(0111)
				for reduce	the flicker i	I .		V	V	V 1 V 11 Z	V	V 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	-Before us	se comm	and 0x0	C7. the bit	VMF_EN o	f comman	ıd 0xD9 n	nust be ei	nabled (s	et to 1).			
				VMF			F[3:0]			tput Leve	اد		
			F	0	[7]		000	V		IS"-16d	<u> </u>		
				0			001			IS"-15d			
				0			1						
				0		1	110		"VCON	//S"-2d			
Description				0		1	111		"VCON	/IS"-1d			
				1		0	000		"VCC	DMS"			
				1		0	001		"VCON	1S"+1d			
			L	1		0	010		"VCON	1S"+2d			
			L	1									
			-	1			110			S"+14d			
	44 05	V 04 F0	_ \/			1	111		"VCOM	S"+15d			
	- 1d=25m		mv 3a=	=/5MV					La				
	Statu		e On T	dle Mode	Off, Sleep	Out			Yes	ailability			
Register					On, Sleep				Yes				
Availability	Partia	al Mode	On, Id	lle Mode	Off, Sleep	Out			Yes				
	Partia Slee		On, Id	lle Mode	On, Sleep	Out			Yes				
					Default Va	alua							
	Stat	us			C7h	alue							
Default		er On S	Sequen		10h								
		Reset		-	10h								
		Reset			10h			<u> </u>		1			
					VMOF	CTR (C7h)		Leç	gend	i			
								Con	nmand	ĺ			
					VMF[4:0	T Enable	7 '	<u></u>		7			
				,	CMD Para	D9h	/	Para	ameter	1			
				Z				Di	ispla	1			
					Modify VI	▼ //F[4:0] regis	ster /		у	1			
Flow Chart				,	/ CM	ID C7h ira XXh		A	actio	1			
				2		_	,	j _	n /	1			
)] disable	7		lode	l			
				۷		D D9h a 00h	/		$\overline{}$	l			
						\downarrow		l '	uentia I nster	1			
				_	EEPROM	Prog flow	7			 _			
				_		_							

10.2.12 WRID2 (D1h): Write ID2 Value

D1H						WRID2 (\	Write ID2	Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRID2	0	1	1	-	1	1	0	1	0	0	0	1	(D1h)
Parameter	1	↑	1	-	-	ID26	ID25	ID24	ID23	ID22	ID21	ID20	-
Description				dule versio _CD Modu			1.						
Flow Chart				Modi	CTR3 (D p2[6:0] Ei CMD D9 Para X [6:0] disa CMD D9 Para 00h	nable Dh n 0] registe O1h (Xh	er /		Comm Param Disp y Act n Mod	nand neter pla io			

10.2.13 WRID3 (D2h): Write ID3 Value

D2H						WRID3 (Write ID:	3 Value)					
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
WRID3	0	1	1	-	1	1	0	1	0	0	1	0	(D2h)
Parameter	1	1	1	-	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	1
Description				code mod product p			/M.						
Flow Chart				/	ID3 (D2				Para Dis	mand meter spla y ctio n ode uentia			

10.2.14 NVFCTR1 (D9h): NVM Control Status

D9H				1	VFCTR	1 (NV Mei	mory Fund	ction Co	ntroller 1	1)			
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR1	0	1	1	-	1	1	0	0	1	0	0	1	(D9h)
parameter	1	1	1	-	0	VMF_EN	ID2_EN	0	0	0	0	EXT_R	
	-NVM co	ontrol sta	tus										
		Bi	t					Va	alue				
Description		VMF_	_EN			"1" = Con	nmand C7	h enable	; "0" = C	ommand	C7h dis	able	
2000		ID2_	EN			"1" = Con	nmand D1	h enable	; "0" = C	ommand	D1h dis	able	
		EXT	_R		R	ead: exten	sion comn		us, "1" fo Don't care		, "0" for c	disable.	
	Sta	atus			Defa	ult Value							
					D9h								
Default	Ро	wer On	Sequen	се	00h								
Dolault	S٨	N Reset	t		00h								
	HΛ	W Rese	t		00h								
Flow Chart					NVFCTR		7		arameter Display Action Mode				

10.2.15 NVFCTR2 (DEh): NVM Read Command


DEH				NV	FCTR1	(NV Mer	nory Fu	nction C	ontrolle	er 2)			
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR2	0	↑	1	_	1	1	0	1	1	1	1	0	(DEh)
1 st parameter	1	1	1		1	1	1	1	0	1	0	1	F5
2 nd parameter	1	↑	1		1	0	1	0	0	1	0	1	A5
Description		ad Comm								_	_		
Flow Chart				151	NVFCTR	-5h	7		Parame Displa Actio	and eter /			

10.2.16 NVFCTR3 (DFh): NVM Write Command

DFH					N	NVFCTR1	(NV Memo	ory Functi	ion Contro	oller 3			
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
NVFCTR1	0	1	1	-	1	1	0	1	1	1	1	1	(DFh)
1 st parameter	1	1	1		NVM_CMD7	NVM_CMD6	NVM_CMD5	NVM_CMD4	NVM_CMD3	NVM_CMD2	NVM_CMD1	NVM_CMD0	
2 nd parameter	1	↑	1		1	0	1	0	0	1	0	1	A5
Description	-NVM_	Write Co	:0] : S	Select to	Program/	Erase ; Pr	ogram con	nmand : 3 <i>i</i>	Ah ; Erase	command	: C5h		
Flow Chart			Enne E. CM ernal	h/D1h/l able NV XTC = D F1h,	register D2h) /M : "1" 44h - 7.5V ON			Wait 20 Progra CMD D 1st Para 2nd Para Wait 20 V Disable NV EXTC = CMD F1h, al VPP =	m Fh 3Ah A5h /M: "0"		Para	mand meter play tion ode	1


10.2.17 GMCTRP1 (E0h): Gamma ('+'polarity) Correction Characteristics Setting

E0H	GMCTRP0 (Gamma '+'polarity Correction Char							cteristics Se	etting)				
Inst / Para	D/C>	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
GMCTRP1	0	1	1	-	1	1	1	0	0	0	0	0	(E0h
1 st parameter	1	1	1	-	-	-	VRF0P[5]	VRF0P[4]	VF0P[3]	VRF0P[2]	VRF0P[1]	VRF0P[0]	
2 nd parameter	1	1	1	-	-	-	VOS0P[5]	VOS0P[4]	VOS0P[3]	VOS0P[2]	VOS0P[1]	VOS0P[0]	
3 rd parameter	1	1	1	-	-	-	PK0P[5]	PK0P[4]	PK0P[3]	PK0P[2]	PK0P[1]	PK0P[0]	
4 th parameter	1	1	1	-	-	-	PK1P[5]	PK1P[4]	PK1P[3]	PK1P[2]	PK1P[1]	PK1P[0]	
5 th parameter	1	↑	1	-	-	-	PK2P[5]	PK2P[4]	PK2P[3]	PK2P[2]	PK2P[1]	PK2P[0]	
6 th parameter	1	1	1	-	-	-	PK3P[5]	PK3P[4]	PK3P[3]	PK3P[2]	PK3P[1]	PK3P[0]	
7 th parameter	1	1	1	-	-	-	PK4P[5]	PK4P[4]	PK4P[3]	PK4P[2]	PK4P[1]	PK4P[0]	
8 th parameter	1	1	1	-	-	-	PK5P[5]	PK5P[4]	PK5P[3]	PK5P[2]	PK5P[1]	PK5P[0]	
9 th parameter	1	1	1	-	-	-	PK6P[5]	PK6P[4]	PK6P[3]	PK6P[2]	PK6P[1]	PK6P[0]	
10 th parameter	1	1	1	-	-	-	PK7P[5]	PK7P[4]	PK7P[3]	PK7P[2]	PK7P[1]	PK7P[0]	
11 th parameter	1	1	1	-	-	-	PK8P[5]	PK8P[4]	PK8P[3]	PK8P[2]	PK8P[1]	PK8P[0]	
12 th parameter	1	1	1	-	-	-	PK9P[5]	PK9P[4]	PK9P[3]	PK9P[2]	PK9P[1]	PK9P[0]	
13 th parameter	1	1	1	-	-	-	SELV0P[5]	SELV0P[4]	SELV0P[3]	SELV0P[2]	SELV0P[1]	SELV0P[0]	
14 th parameter	1	1	1	-	-	-	SELV1P[5]	SELV1P[4]	SELV1P[3]	SELV1P[2]	SELV1P[1]	SELV1P[0]	
15 th parameter	1	1	1	-	-	-	SELV62P[5]	SELV62P[4]	SELV62P[3]	SELV62P[2]	SELV62P[1]	SELV62P[0]	
16 th parameter	1	1	1	-	-	-	SELV63P[5]	SELV63P[4]	SELV63P[3]	SELV63P[2]	SELV63P[1]	SELV63P[0]	
	-												
		Regist					e Polarity	Set-up Contents					
		High le	evel ac	ljustme		VRF0P[5:0]		Variable resistor VRHP					
						SELV0P[5:0]		The voltage of V0 grayscale is selected by the 64 to 1 selector					
						SELV1P[5:0]		The voltage of V1 grayscale is selected by the 64 to 1 selector					
				PK0P[The voltage of V3 grayscale is selected by the 64 to 1 selector							
						PK1P[The voltage of V4 grayscale is selected by the 64 to 1 selector					
	Description Mid level adjustment			PK2P[The voltage of V12 grayscale is selected by the 64 to 1 selector							
				PK3P[•	The voltage of V20 grayscale is selected by the 64 to 1 selector							
Description			vel adj	ustmen	٠ _	PK4P		The voltage of V28 grayscale is selected by the 64 to 1 selector					
					PK5P[5:0]		The voltage of V36 grayscale is selected by the 64 to 1 selector						
						PK6P[5:0]		The voltage of V44 grayscale is selected by the 64 to 1 selector					
						PK7P[5:0]		The voltage of V52 grayscale is selected by the 64 to 1 selector					
						PK8P[The voltage of V56 grayscale is selected by the 64 to 1 selector					
						PK9P[The voltage of V60 grayscale is selected by the 64 to 1 selector					
							62P[5:0]		of V62 grayso				
							63P[5:0]		of V63 grayso	cale is selecte	ed by the 64 to	o 1 selector	
	Low level adjustment			nt	VOS0	P[5:0]	Variable resi	stor VRLP				1	



10.2.18 GMCTRN1 (E1h): Gamma '-'polarity Correction Characteristics Setting

		GMCTRP0 (Gamma '+'polarity Correction Characteristics Setting)											
Inst / Para	D/CX	WRX	RDX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
GMCTRP1	0	↑	1	-	1	1	1	0	0	0	0	1	(E1h
1 st parameter	1	↑	1	-	_	-	VRF0N[5]	VRF0N[4]	VF0N[3]	VRF0N[2]	VRF0N[1]	VRF0N[0]	
2 nd parameter	1	↑	1	-	_	-	VOS0N[5]	VOS0N[4]	VOS0N[3]	VOS0N[2]	VOS0N[1]	VOS0N[0]	
3 rd parameter	1	1	1	-	-	-	PK0N[5]	PK0N[4]	PK0N[3]	PK0N[2]	PK0N[1]	PK0N[0]	
4 th parameter	1	1	1	-	-	-	PK1N[5]	PK1N[4]	PK1N[3]	PK1N[2]	PK1N[1]	PK1N[0]	
5 th parameter	1	↑	1	-	-	ı	PK2N[5]	PK2N[4]	PK2N[3]	PK2N[2]	PK2N[1]	PK2N[0]	
6 th parameter	1	↑	1	-	-	ı	PK3N[5]	PK3N[4]	PK3N[3]	PK3N[2]	PK3N[1]	PK3N[0]	
7 th parameter	1	↑	1	-	-	ı	PK4N[5]	PK4N[4]	PK4N[3]	PK4N[2]	PK4N[1]	PK4N[0]	
8 th parameter	1	↑	1	-	-	-	PK5N[5]	PK5N[4]	PK5N[3]	PK5N[2]	PK5N[1]	PK5N[0]	
9 th parameter	1	↑	1	-	-	-	PK6N[5]	PK6N[4]	PK6N[3]	PK6N[2]	PK6N[1]	PK6N[0]	
10 th paramete	1	↑	1	-	-	-	PK7N[5]	PK7N[4]	PK7N[3]	PK7N[2]	PK7N[1]	PK7N[0]	
11 th paramete	1	↑	1	-	-	-	PK8N[5]	PK8N[4]	PK8N[3]	PK8N[2]	PK8N[1]	PK8N[0]	
12 th paramete	1	↑	1	-	-	-	PK9[5]	PK9N[4]	PK9N[3]	PK9N[2]	PK9N[1]	PK9N[0]	
13 th paramete	r 1	↑	1	-	-	-	SELV0N[5]	SELV0N[4]	SELV0N[3]	SELV0N[2]	SELV0N[1]	SELV0N[0]	
14 th paramete	r 1	1	1	-	-	-	SELV1N[5]	SELV1N[4]	SELV1N[3]	SELV1N[2]	SELV1N[1]	SELV1N[0]	
15 th paramete	r 1	1	1	-	-	-	SELV62N[5	SELV62N[4]	SELV62N[3]	SELV62N[2]	SELV62N[1]	SELV62N[0]	l
16 th paramete	r 1	↑	1	-	-	-	SELV63N[5	SELV63N[4]	SELV63N[3]	SELV63N[2]	SELV63N[1]	SELV63N[0]	
								_					
Description	н	<u>eqister</u> ligh leve	el adjus	stment	PK2 PK2 PK4 PK5 PK6 PK6 PK6	Eative F FON[5:0 LVON[5 LV1N[5 DN[5:0] N[5:0] EN[5:0] EN[5:0] EN[5:0] EN[5:0] EN[5:0] EN[5:0] EN[5:0]	0] Va 5:0] Th 5:0] Th	e voltage of \	r VRHN /0 grayscale /1 grayscale /1 grayscale /4 grayscale /12 grayscale /20 grayscale /28 grayscale /36 grayscale /44 grayscale /52 grayscale /56 grayscale	is selected by its select	by the 64 to 1 by the 64 to 1 by the 64 to	selector selector 1 selector	



11 Power Structure

11.1 Driver IC Operating Voltage Specification





Fig 11.1.1 Power Booster Level

11.2 Power Booster Circuit





11.2.1 EXTERNAL COMPONENTS CONNECTION

Pad Name	Connection	Rated (Min) Voltage	Typical capacitance value
AVDD	Connect to Capacitor: AVDD GND	6.3V	1.0 uF
AVCL	Connect to Capacitor: AVCL GND	6.3V	1.0 uF



12 Gamma structure

12.1 TRUCTURE OF GRAYSCALE AMPLIFIER

16 voltage levels (VIN0-VIN15) between GVDD and VSS are determined by the high/ mid/ low level adjustment registers. Each mid-adjustment level is split into 64 levels again by the internal ladder resistor network. As a result, grayscale amplifier generates 64 voltage levels ranging from V0 to V63 and outputs one of 64 levels.

12.2 Gamma Voltage Formula (Positive/ Negative Polarity)

Gray Level	Voltage Formula (Positive)	Voltage Formula (Negative)
0	VINP0	VINP0
1	VINP1	VINP1
2	VINP2	VINP2
3	VINP3	VINP3
4	VINP4	VINP4
5	V4-(V4-V12)*(4/32)	V4-(V4-V12)*(4/32)
6	V4-(V4-V12)*(8/32)	V4-(V4-V12)*(8/32)
7	V4-(V4-V12)*(12/32)	V4-(V4-V12)*(12/32)
8	V4-(V4-V12)*(16/32)	V4-(V4-V12)*(16/32)
9	V4-(V4-V12)*(20/32)	V4-(V4-V12)*(20/32)
10	V4-(V4-V12)*(24/32)	V4-(V4-V12)*(24/32)
11	V4-(V4-V12)*(28/32)	V4-(V4-V12)*(28/32)
12	VINP5	VINP5
13	V12-(V12-V20)*(4/32)	V12-(V12-V20)*(4/32)
14	V12-(V12-V20)*(8/32)	V12-(V12-V20)*(8/32)
15	V12-(V12-V20)*(12/32)	V12-(V12-V20)*(12/32)
16	V12-(V12-V20)*(16/32)	V12-(V12-V20)*(16/32)
17	V12-(V12-V20)*(20/32)	V12-(V12-V20)*(20/32)
18	V12-(V12-V20)*(24/32)	V12-(V12-V20)*(24/32)
19	V12-(V12-V20)*(28/32)	V12-(V12-V20)*(28/32)
20	VINP6	VINP6
21	V20-(V20-V28)*(4/32)	V20-(V20-V28)*(4/32)
22	V20-(V20-V28)*(8/32)	V20-(V20-V28)*(8/32)
23	V20-(V20-V28)*(12/32)	V20-(V20-V28)*(12/32)
24	V20-(V20-V28)*(16/32)	V20-(V20-V28)*(16/32)
25	V20-(V20-V28)*(20/32)	V20-(V20-V28)*(20/32)
26	V20-(V20-V28)*(24/32)	V20-(V20-V28)*(24/32)
27	V20-(V20-V28)*(28/32)	V20-(V20-V28)*(28/32)
28	VINP7	VINP7
29	V28-(V28-V36)* (4/32)	V28-(V28-V36)* (4/32)
30	V28-(V28-V36)* (8/32)	V28-(V28-V36)* (8/32)
31	V28-(V28-V36)* (12/32)	V28-(V28-V36)* (12/32)
32	V28-(V28-V36)* (16/32)	V28-(V28-V36)* (16/32)
33	V28-(V28-V36)* (20/32)	V28-(V28-V36)* (20/32)
34	V28-(V28-V36)* (24/32)	V28-(V28-V36)* (24/32)
35	V28-(V28-V36)* (28/32)	V28-(V28-V36)* (28/32)


36	VINP8	VINP8
37	V36-(V36-V44)*(4/32)	V36-(V36-V44)*(4/32)
38	V36-(V36-V44)*(8/32)	V36-(V36-V44)*(8/32)
39	V36-(V36-V44)*(12/32)	V36-(V36-V44)*(12/32)
40	V36-(V36-V44)*(16/32)	V36-(V36-V44)*(16/32)
41	V36-(V36-V44)*(20/32)	V36-(V36-V44)*(20/32)
42	V36-(V36-V44)*(24/32)	V36-(V36-V44)*(24/32)
43	V36-(V36-V44)*(28/32)	V36-(V36-V44)*(28/32)
44	VINP9	VINP9
45	V44-(V44-V52)*(4/32)	V44-(V44-V52)*(4/32)
46	V44-(V44-V52)*(8/32)	V44-(V44-V52)*(8/32)
47	V44-(V44-V52)*(12/32)	V44-(V44-V52)*(12/32)
48	V44-(V44-V52)*(16/32)	V44-(V44-V52)*(16/32)
49	V44-(V44-V52)*(20/32)	V44-(V44-V52)*(20/32)
50	V44-(V44-V52)*(24/32)	V44-(V44-V52)*(24/32)
51	V44-(V44-V52)*(28/32)	V44-(V44-V52)*(28/32)
52	VINP10	VINP10
53	V52-(V52-V56)*(1/4)	V52-(V52-V56)*(1/4)
54	V52-(V52-V56)*(2/4)	V52-(V52-V56)*(2/4)
55	V52-(V52-V56)*(3/4)	V52-(V52-V56)*(3/4)
56	VINP11	VINP11
57	V56-(V56-V60)*(1/4)	V56-(V56-V60)*(1/4)
58	V56-(V56-V60)*(2/4)	V56-(V56-V60)*(2/4)
59	V56-(V56-V60)*(3/4)	V56-(V56-V60)*(3/4)
60	VINP12	VINP12
61	VINP13	VINP13
62	VINP14	VINP14
63	VINP15	VINP15

13 Example Connection with Panel direction and Different Resolution


13.1 Application of connection with panel direction

Case 1: (This is default case)

- 1st Pixel is at Left Top of the panel
- RGB filter order = RGB




- Direction default setting (H/W)
- SMX = '0'
- SMY = '0'
- SRGB = '0'
- S1 = Filter R
- S2 = Filter G
- S3 = Filter B
- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




Case 2:

- 1st Pixel is at Left Top of the panel
- RGB filter order = BGR




- Direction default setting (H/W)
- SMX = '0'
- SMY = '0'
- SRGB = '1'
- S1 = Filter B
- S2 = Filter G
- S3 = Filter R
- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




Case 3:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = RGB



Case 4:

- 1st Pixel is at Right Bottom of the panel
- RGB filter order = BGR



- Direction default setting (H/W)

SMX = '1'

SMY = '1'


SRGB = '0'

S1 = Filter R

S2 = Filter G

S3 = Filter B

- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV



- Direction default setting (H/W)

SMX = '1'


SMY = '1'

SRGB = '1'

S1 = Filter B S2 = Filter G

S3 = Filter R


- Display direction control (S/W)
- X-Mirror control by MX
- Y-Mirror control by MY
- XY-Exchange control by MV




13.2 Application of connection with Different resolution

Case1 of Resolution (128RGB x 160) (GM[1:0] = "11") RAM size=128 x 160 x 18-bit (Used) Display size = 128RGB x 160

1). Example for SMX=SMY='0'




2). Example for SMX=SMY='1'






Case2 of Resolution (132RGB x 162) (GM[1:0] = "00") RAM size=132 x 162 x 18-bit (Used) Display size = 132RGB x 162

1). Example for SMX=SMY='0'




2). Example for SMX=SMY='1'



13.3 Microprocessor Interface applications


13.3.1 8080-Series MCU Interface for 8-bit data bus (P68=0, IM2, IM1, IM0="100")

80 Serial MPU 8-Bit Bus




13.3.2 8080-Series MCU Interface for 16-bit data bus (P68=0, IM2, IM1, IM0="101")

80 Serial MPU 16-Bit Bus




13.3.3 8080-Series MCU Interface for 9-bit data bus (P68=0, IM2, IM1, IM0="110")

80 Serial MPU 9-Bit Bus




13.3.4 8080-Series MCU Interface for 18-bit data bus (P68=0, IM2, IM1, IM0="111")

80 Serial MPU 18-Bit Bus




13.3.5 6800-Series MCU Interface for 8-bit data bus (P68=1, IM2, IM1, IM0="100")

68 Serial MPU 8-Bit Bus




13.3.6 6800-Series MCU Interface for 16-bit data bus (P68=1, IM2, IM1, IM0="101")

68 Serial MPU 16-Bit Bus




13.3.7 6800-Series MCU Interface for 9-bit data bus (P68=1, IM2, IM1, IM0="110")

68 Serial MPU 9-Bit Bus




13.3.8 6800-Series MCU Interface for 18-bit data bus (P68=1, IM2, IM1, IM0="111")

68 Serial MPU 18-Bit Bus




13.3.9 3-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=0)

3-Pin Serial Mode



13.3.10 4-Line serial MCU Interface (IM2, IM1, IM0="000", SPI4W=1)

4-Pin Serial Mode





14 Revision History

ST7735R Specification Revision History							
Version	Date	Description					
V0.1	2009/07/10	First issue.					
V0.2	2009/08/05	Modify VGH, VGL PAD location (P7) Add TESEL pin description. (P16) Modify command DFh (P147) Modify AVDD range 4.5~5.1 (P152)					