

IF/ID

PC+4[31..0]

[31..26]

Instruction[31..0]

[25..21]

[20..16]

Control Logic

Register R1
R2
WA
WD
CIK
R

0-BranchNE

0-Jump

0-Branch

0-Return

0-Link

0-RegDst

0-RegWrite

0-MemWrite

0-MemtoReg

0-ALUSrc

0-SHAFT

0-ALUAddSub

0-ALUZero

0-ShiftLorR

0-ShiftArithmetic

0-unsigned

0-LUI

0-OR

0-AND

0-Sign

[25..21]

[15..11]

31

Instruction[31..0]

[15..6]

[15..0]

IO/EX

EX

S-Jump

S-Branch

S-Return

S-ALUAddSub

S-ALUZero

S-ShiftLorR

S-ShiftArithmetic

S-unsigned

S-LUI

S-BranchNE

MEM

S-LW

S-Store

S-Sign

S-MemWrite

WB

S-RegWrite

S-WA[24..0]

S-MemtoReg

EX

S-ALU[31..0]

S-B[31..0]


S-Instruction[31..0]

S-PC[31..0]

I-RST
I-CIK

ID/EX

EX/MEM



EX/MEM

WB

S_RegWrite
S_WA[4..0]
S_MemtoReg

S_HotS
S_Sign
S_WW

S_Final[17
S_Final[0]

S_Final[31..0]

addr
DMem 2

S_B[31..0]

data

S_MemWrite

we

MUX

MUX

MUX

MUX

MUX

S_WD[31..0]

MEM/WB

WB

S_RegWrite
S_WA[4..0]

S_WD[31..0]