



Simple CPU Lecture 8

Transistors

- PMOS
- NMOS

• NAND

• NOR

Logic gates • NOT

Simple

- Ripple-carry adderdevices
 - subtractor
 - **Mux and** demux

- Registers
- Memory

• ALU

Memory

- from D-type flip flops Registers
 - SRAM
- DRAM



What we will learn in Part 2

1. Week 5 and 7: Central Processing Unit (CPU) architecture

architecture and assembly programming. 2. Week 8 and 9: ARM instruction set

3. Week 10: Assemblers and Compilers.





In this lecture

- 1. Computer layers from hardware to software.
- 2. From 4-bit counter to 4-bit CPU

Accumulator counter 4-bit



4-bit data path





- Review memory, data sizes and clock
- Small assembly program





Compiler

Assembler

Executed by

Consists of

Made from

build from

build from

Based on



From 4-bit counter to 4-bit CPU -Counter

4-bit counter

Accumulator


4-bit data path

4-bit CPU



4-bit counter


- Design a 4-bit counter:
- 4-bit adder
- Constant one
- High level triggered register
- Holding register
- Input register
- Clock








4-bit counter - questions




2. Can you leave the second input disconnected and still achieve the same functionality? What should we use instead?






★ 4-bit counter – (1/5)








∠ 4-bit counter – (2/5)






4-bit counter – (3/5)








4-bit counter – (4/5)








4-bit counter – (5/5)








🎉 4-bit counter – example - 2


























00%

From 4-bit counter to 4-bit CPU -Accumulator

counter 4-bit

Accumulator

4-bit data path

4-bit CPU





Accumulator

Upgrade our 4-bit counter to build a device to % %accumulate numbers.

How to sum 3,5, and 6.

.. Start from cleared registers


2. Load 3 to A

3. Load 5 to B

4. Store sum of A and B in A

5. Load 6 to B

6. Store sum of A and B in A







questions

- Think about
- 1. How to load the input numbers to the registers?
- update when they are both connected to the How will we control which register A or B to same clock phase?
- How to switch between the input device and registers?






😢 Simple data path – advanced

design

- To input number, we need a 4-bit switch.
- To control which registers to write to in the clock phase b, we need a control signal (1: enable, 0: disable).
- To choose between the input-switch and the reg A, we need a mux.






🕊 Simple data path (1/5)

Add 3,5, and 6 and store the result in

Phase a





Reg A

Phase b

 $\stackrel{\star}{\sim}$



🕊 Simple data path (2/5)

Add 3,5, and 6 and store the result in

		_]
		Adder	0011	0011	0101	1010			
-		В	0000	0000	0011 0000 0101	0011 0101			
200		A	0000	0011	0011	0011			
ָ כ כ		Write B	×	False	×	True			
ליט ביב		Write A	×	True	×	False			
ממשלים שווא סיסים שווא סיסים הייסים ביים מחים ייסים ביים שווא מיסים ביים שווא מיסים ביים שווא מיסים ביים שווא	. A .	Mux	SW	MS	SW	SW			
	register A.	MS	0011	0011	0101 SW	0101			
	L	CK	1a	1b	2а	2b	За	q£	
			0		7	A m	1		
	7	Holding register	0/5/	4-bit adder		Write B Reg B		ער	
			_				, [^{<}	T	



Switch

Write A

Reg A

ΜX

Phase b \mathcal{F}_{r}

쑰

Phase a



Simple data path (3/5)

• Add 3 5 and 6 and ctore the recult in

		Adder		0011	0011	0101	1010	1000	1101	
=		В		0000	0000	0000	0101	0101	0101	
resuit		V		0000	0011	0011	0011	0011	1000	
ore the		Write	В	×	False	×	True	×	False	
and sto		Write	А	×	True	×	False	×	True	
Add 3,5, and 6 and store tne result in	A.	Mux		SW	SW	SW	SW	Reg A	Reg A True	
درک pp،	register A.	SIK SW		0011	0011	0101	0101	×	×	
•	_	CIK		1a	1b	2a	2b	3a	3b	
				$\overline{\mathbb{W}}$		U		7	1	
	∞		Holding register	\$	4-bit		rite B Reg B		Γ.	-





Switch

Reg A Write A

Mux

Phase b


쑰

Phase a



🕊 Simple data path (4/5)

 $\frac{B+1}{Add 3.5}$, and 6 and store the result in



 $\stackrel{\star}{\sim}$






🕊 Simple data path (5/5)

Add 3,5, and 6 and store the result in

Phase a





Reg A

Phase b

쑰





🕊 From 4-bit counter to 4-bit CPU – Data path

4-bit counter

Accumulator


4-bit data path

4-bit CPU



000

🎉 4-bit data path - manual





Ke From 4-bit counter to 4-bit CPU – Data path

counter 4-bit

| Accumulator

data path 4-bit

4-bit CPU



4-bit CPU concept



Fetch instruction from memory.

3. Execute these instructions.





🕊 Data in memory



Data sizes:

Data

$$-$$
 Nipple = 4 bits

$$-$$
 Byte = 8 bits

$$-$$
 Word = 32 bits

Address	000090	0000q0	0b0010	0b0011	•••	0b1111
0	1	1	0	X	••	×
1	1	0	1	×	•••	×
2	0	1	1	×	••	×
3	0	0	0	×	:	×
4	×	×	×	X	•	×
5 4	X	×	X	×	•••	×
9	X	X	X	×	•••	×
2	X	×	×	×	•••	×
	· · ·		·			


Store 3,5, and 6.








Add 3,5, and 6, then subtract 2





\Box
0
: =
<u>၁</u>
\supset
t
S
<u> </u>

×

×

×

9

Opcode

×

×

×

×

×

×

×

×



0b1111

×

×

×

×

×

×

×

×

:

:

:

:

:

:



4-bit CPU concept

1. Store data and instructions in memory.

Fetch instruction from memory.

3. Execute these instructions.









Fetch instructions (1/4)

Add 3,5, and 6, then subtract 2



Instruction












Fetch instructions (2/4)

Add 3,5, and 6, then subtract 2








Fetch instructions (3/4)

Add 3,5, and 6, then subtract 2



PC=2






Fetch instructions (4/4)

Add 3,5, and 6, then subtract 2

7=4



×

×

Instruction

×

×

×

×


×

×

×




Program counter





4-bit data path with PC and Memory





000

4-bit CPU concept


1. Store data and instructions in memory.

2. Fetch instruction from memory.

3. Execute these instructions.










Summary



data path Accumulator counter

9.
Q
Ē
an
•
IU.
3,5
\mathcal{C}
sum
0
t
≷
7

- Start from cleared registers
- Load 3 to A
- Load 5 to B
- Store sum of A and B in A
- Load 6 to B
- Store sum of A and B in A

0 Address	000000	0b0001	0b0010	0b0011		0b1111
0	1	1	0	0		×
1	1	0	1	1		×
7	0	1	1	0	:	
3	0	0	0	0	:	×
6 5 /4 / 3 2	0	0	0	1		/× /
2	×	×	×	×		
9	×	×	X	×		×
_	×	×	X	X		X

Operand

Opcode