```
1 library IEEE;
2 use IEEE.STD LOGIC 1164.ALL;
3 use IEEE.NUMERIC STD.ALL;
5
6 entity ComBus is
      Port ( Sel : in STD_LOGIC_VECTOR (2 downto 0);
8
              RW : in STD LOGIC;
9
             ALU: inout STD LOGIC VECTOR (7 downto 0);
              AX : inout STD LOGIC VECTOR (7 downto 0);
10
11
              BX : inout STD LOGIC VECTOR (7 downto 0);
             CX : inout STD LOGIC VECTOR (7 downto 0);
12
13
             DX : inout STD LOGIC VECTOR (7 downto 0);
             RAM : inout STD LOGIC VECTOR (7 downto 0);
14
15
              BUS DATA : inout STD LOGIC VECTOR (7 downto 0));
16 end ComBus;
17
18 architecture Behavioral of ComBus is
19 signal R: STD LOGIC VECTOR (7 downto 0);
20 signal W: STD LOGIC VECTOR (7 downto 0) := "00000010";
21 begin
22
23
      with Sel select
          R <=
                   ALU when "000",
24
25
                   AX when "001",
26
                   BX when "010",
27
                   CX when "011",
                   DX when "100",
28
29
                   RAM when "101",
                   "ZZZZZZZZ" when others;
30
31
32
      with RW select
33
          BUS DATA <= R when '1',
                       "ZZZZZZZZ" when others;
34
35
36
      with RW select
37
          W <=
                   BUS DATA when '0',
                   "ZZZZZZZZ" when others;
38
39
      ALU <= W when (Sel = "000") else "ZZZZZZZZZ";
40
41
      AX <= W when (Sel = "001") else "ZZZZZZZZZ";
      BX <= W when (Sel = "010") else "ZZZZZZZZZ";
42
      CX <= W when (Sel = "011") else "ZZZZZZZZZ";
43
```

localhost:2176

```
44 DX <= W when (Sel = "100") else "ZZZZZZZZZ";
45 RAM <= W when (Sel = "101") else "ZZZZZZZZZZ";
46 end Behavioral;
```

localhost:2176 2/2