```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 3 USE ieee.numeric std.ALL;
 5 ENTITY ALU test IS
 6 END ALU test;
 7
 8 ARCHITECTURE behavior OF ALU test IS
10
       -- Component Declaration for the Unit Under Test (UUT)
11
12
       COMPONENT ALU
13
       PORT(
14
            A : IN std_logic_vector(7 downto 0);
            B : IN std logic vector(7 downto 0);
15
            F : OUT std logic vector(7 downto 0);
16
            Cin : IN std_logic;
17
            OPCODE : IN std logic vector(3 downto 0);
18
19
            Cout : OUT std logic
20
           );
       END COMPONENT;
21
22
23
24
      --Inputs
      signal A : std logic vector(7 downto 0) := (others => '0');
25
      signal B : std logic vector(7 downto 0) := (others => '0');
26
      signal Cin : std logic := '0';
27
      signal OPCODE : std logic vector(3 downto 0) := (others => '0');
28
29
30
      --Outputs
      signal F : std logic vector(7 downto 0);
31
      signal Cout : std logic;
32
33
34 BEGIN
35
36
       -- Instantiate the Unit Under Test (UUT)
     uut: ALU PORT MAP (
37
38
             A \Rightarrow A
39
             B \Rightarrow B,
40
             F \Rightarrow F,
41
             Cin => Cin,
             OPCODE => OPCODE,
42
             Cout => Cout
43
```

localhost:9958

```
4/4/22, 8:25 PM
 44
            );
 45
 46
       -- Stimulus process
       stim_proc: process
 47
       begin
 48
 49
          A <= "11000000";
          B <= "00000011";
 50
          Cin <= '1';
 51
 52
 53
          OPCODE <= "0000";
 54
          wait for 10 ns;
 55
          OPCODE <= "0001";
 56
          wait for 10 ns;
 57
 58
 59
          OPCODE <= "1010";
          wait for 10 ns;
 60
 61
 62
          wait;
 63
       end process;
```

64 65 **END**;

localhost:9958 2/2