```
1 LIBRARY ieee;
 2 USE ieee.std logic 1164.ALL;
 4 ENTITY ALU_8bit_test IS
 5 END ALU_8bit_test;
 7 ARCHITECTURE behavior OF ALU 8bit test IS
8
9
       -- Component Declaration for the Unit Under Test (UUT)
10
11
       COMPONENT ALU_8bit
12
      PORT(
            DR1 : IN std_logic_vector(7 downto 0);
13
            DR2 : IN std_logic_vector(7 downto 0);
14
15
            Cin : IN std_logic;
            OPCODE : IN std_logic_vector(3 downto 0);
16
17
            AC : OUT std_logic_vector(7 downto 0);
18
            Cout : OUT std_logic
19
           );
       END COMPONENT;
20
21
22
23
      --Inputs
      signal DR1 : std_logic_vector(7 downto 0) := (others => '0');
24
25
      signal DR2 : std_logic_vector(7 downto 0) := (others => '0');
26
      signal Cin : std_logic := '0';
27
      signal OPCODE : std_logic_vector(3 downto 0) := (others => '0');
28
29
      --Outputs
30
     signal AC : std_logic_vector(7 downto 0);
31
     signal Cout : std logic;
     -- No clocks detected in port list. Replace <clock> below with
32
33
      -- appropriate port name
34
35 BEGIN
36
37
       -- Instantiate the Unit Under Test (UUT)
38
     uut: ALU 8bit PORT MAP (
39
            DR1 => DR1,
40
            DR2 \Rightarrow DR2
            Cin => Cin,
41
42
             OPCODE => OPCODE,
43
             AC \Rightarrow AC
            Cout => Cout
44
45
           );
46
47
48
      -- Stimulus process
49
      stim proc: process
50
     begin
51
         -- hold reset state for 100 ns.
         wait for 100 ns;
52
53
          DR1 <= "11110000";
          DR2 <= "00111100";
54
55
        OPCODE <= "0000";
56
57
           wait for 20ns;
58
59
         OPCODE <= "0100";
         wait for 20ns;
60
61
```

localhost:10996 1/2

```
3/14/22, 8:30 PM
```

```
62
        OPCODE <= "0101";
63
        wait for 20ns;
64
        OPCODE <= "0110";
65
66
        wait for 20ns;
67
          OPCODE <= "0111";
68
69
        wait for 20ns;
70
71
          wait;
72
     end process;
73
74 END;
```

localhost:10996 2/2