```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 4 entity ADD8 is
       Port ( A : in
                              STD LOGIC VECTOR (7 downto 0);
 6
               B : in
                              STD LOGIC VECTOR (7 downto 0);
              Cin : in
                              STD_LOGIC;
                              STD_LOGIC_VECTOR (7 downto 0);
 8
               Sum : out
              Cout : out
                              STD_LOGIC);
10 end ADD8;
11
12 architecture Behavioral of ADD8 is
       signal c: STD LOGIC VECTOR (6 downto 0);
13
14
15
       COMPONENT FA
16
       PORT(
17
           A: IN
                        std logic;
18
           B : IN
                        std logic;
19
           Cin : IN
                        std_logic;
           Sum : OUT std_logic;
20
21
           Cout : OUT std logic
22
           );
       END COMPONENT;
23
24 begin
25
26 -- FA 0
27 Inst FAO: FA PORT MAP (
28
           A \Rightarrow A(0)
29
           B \Rightarrow B(0),
30
           Cin => Cin,
           Sum => Sum(0),
31
           Cout \Rightarrow c(\Theta)
32
33
       );
34
   -- FA from 1 to 6
36 gen : for i in 1 to 6 generate
       Inst FA: FA PORT MAP (
37
38
           A \Rightarrow A(i),
39
           B \Rightarrow B(i),
40
           Cin \Rightarrow c(i-1),
           Sum => Sum(i),
41
           Cout => c(i)
42
43
       );
```

localhost:9995

```
4/4/22, 8:26 PM
```

```
44 end generate; -- gen
45
46 -- FA 7
47 Inst_FA7: FA PORT MAP (
48
            A \Rightarrow A(7),
49
            B \Rightarrow B(7),
            Cin \Rightarrow c(6),
50
            Sum => Sum(7),
51
52
           Cout => Cout
53
       );
54
55 end Behavioral;
```

localhost:9995 2/2