```
1 LIBRARY ieee;
2 USE ieee.std logic 1164.ALL;
  -- Uncomment the following library declaration if using
5 -- arithmetic functions with Signed or Unsigned values
6 --USE ieee.numeric_std.ALL;
8 ENTITY ADD8_test IS
9 END ADD8 test;
10
11 ARCHITECTURE behavior OF ADD8 test IS
12
13
       -- Component Declaration for the Unit Under Test (UUT)
14
15
       COMPONENT ADD8
16
       PORT(
17
           A : IN std_logic_vector(7 downto 0);
           B : IN std logic vector(7 downto 0);
18
           Cin : IN std logic;
19
           Sum : OUT std_logic_vector(7 downto 0);
20
           Cout : OUT std_logic
21
22
          );
      END COMPONENT;
23
24
25
26
      --Inputs
27
      signal A : std logic vector(7 downto 0) := (others => '0');
     signal B : std_logic_vector(7 downto 0) := (others => '0');
28
     signal Cin : std logic := '0';
29
30
31
      --Outputs
     signal Sum : std logic vector(7 downto 0);
32
     signal Cout : std_logic;
33
34
35 BEGIN
36
37
       -- Instantiate the Unit Under Test (UUT)
38
      uut: ADD8 PORT MAP (
39
             A \Rightarrow A
40
             B \Rightarrow B,
41
             Cin => Cin,
             Sum => Sum,
42
             Cout => Cout
43
```

localhost:9984

```
4/4/22, 8:25 PM
 44
            );
 45
 46
       -- Stimulus process
 47
 48
       stim_proc: process
 49
       begin
          -- hold reset state for 100 ns.
 50
          wait for 100 ns;
 51
 52
          A <= "10101010";
 53
 54
          B <= "00000000";
          Cin <= '0';
 55
          wait for 10 ns;
 56
 57
          B <= "01010101";
 58
 59
          wait for 10 ns;
 60
          Cin <= '1';
 61
          wait for 10 ns;
 62
            wait;
 63
 64
       end process;
```

65 66 **END**;

localhost:9984 2/2