```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity FA is
      Port ( A : in
                            STD_LOGIC;
              B : in
 6
                            STD_LOGIC;
             Cin : in
                            STD_LOGIC;
              Sum : out
                            STD_LOGIC;
             Cout : out
                            STD_LOGIC);
10 end FA;
11
12 architecture Behavioral of FA is
13 begin
      Sum <= A xor B xor Cin;
14
15
     Cout <= (A and B) or (B and Cin) or (A and Cin);</pre>
16
17 end Behavioral;
```

localhost:9940 1/1