

IRFS3006-7PPbF

HEXFET® Power MOSFET

Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

G

V _{DSS}		60V
R _{DS(on)}	R _{DS(on)} typ.	
	max.	$2.1 m\Omega$
I _{D (Silicon}	Limited)	293A ①
	ge Limited)	240A

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	293 ①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	207 ①	^
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	240	A
I _{DM}	Pulsed Drain Current ②	1172	
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ④	11	V/ns
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		
	Mounting torque, 6-32 or M3 screw	10lb·in (1.1N·m)	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	303	mJ
I _{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b,	Α
E _{AR}	Repetitive Avalanche Energy ©		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units	
$R_{\theta JC}$	Junction-to-Case 9 ®		0.4	°C/W	
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ® 9		40	C/VV	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			٧	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.07		V/°C	Reference to 25°C, I _D = 5mA ^②
R _{DS(on)}	Static Drain-to-Source On-Resistance		1.5	2.1	mΩ	V _{GS} = 10V, I _D = 168A ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20	1 A	$V_{DS} = 60V, V_{GS} = 0V$
				250	μA	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	π Λ	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -20V
R _{G(int)}	Internal Gate Resistance		2.1		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	290			S	$V_{DS} = 25V, I_{D} = 168A$
Q_g	Total Gate Charge		200	300		I _D = 168A
Q_{gs}	Gate-to-Source Charge		37		nC	$V_{DS} = 30V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		60		110	V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		140		Ī	$I_D = 168A, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		14			$V_{DD} = 39V$
t _r	Rise Time		61]	I _D = 168A
t _{d(off)}	Turn-Off Delay Time		118		ns	$R_G = 2.7\Omega$
t _f	Fall Time		69		Ī	V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		8850			$V_{GS} = 0V$
C _{oss}	Output Capacitance		1007		Ī	$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		525		pF	f = 1.0MHz (See Fig 5)
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)®		1460			V _{GS} = 0V, V _{DS} = 0V to 48V ⑦(See Fig 11)
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related) ®		1915]	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V $

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			293①		MOSFET symbol
	(Body Diode)			293	A	showing the
I _{SM}	Pulsed Source Current		— — 1172		^	integral reverse
	(Body Diode) ②			11/2		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	٧	$T_J = 25^{\circ}C$, $I_S = 168A$, $V_{GS} = 0V$ ⑤
t _{rr}	Reverse Recovery Time		44		1 00 1	$T_J = 25^{\circ}C$ $V_R = 51V$,
			48		ns	$T_J = 125^{\circ}C$ $I_F = 168A$
Q _{rr}	Reverse Recovery Charge		51			$T_J = 25^{\circ}C$ di/dt = 100A/ μ s $^{\circ}$
			62		IIC	$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		2.03		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- ① Calcuted continuous current based on maximum allowable junction temperature Bond wire current limit is 240A. Note that current limitation arising from heating of the device leds may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ④ $I_{SD} \le 168A$, di/dt ≤ 1410 A/µs, $V_{DD} \le V_{(BR)DSS}$, $T_{J} \le 175$ °C.

- $\ \ \, \ \, \ \,$ $\ \ \, \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \ \,$ $\ \$ $\$ $\ \$ $\$ $\$ $\ \$ $\$ $\$ $\$ $\$ $\ \$ $\$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniquea refer to application note # AN-994 echniques refer to application note #AN-994.
- $\ \, \mathfrak{D} \, \, \, \mathsf{R}_{\theta \mathsf{JC}} \, \mathsf{value} \, \, \mathsf{shown} \, \, \mathsf{is} \, \, \mathsf{at} \, \, \mathsf{time} \, \, \mathsf{zero} \, \,$

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage





Fig 9. Maximum Drain Current vs.
Case Temperature



V_{DS,} Drain-to-Source Voltage (V) **Fig 11.** Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).
 - t_{av =} Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot BV \cdot I_{av}) = \triangle T / Z_{thJC} \\ I_{av} &= 2\triangle T / \text{ [} 1.3 \cdot BV \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit www.irf.com




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

D²Pak (TO-263CB) 7 Long Leads Package Outline

Dimensions are shown in milimeters (inches)




S	5	DIMENSIONS						
B O L	1	MILLIM	ETERS	INC	HES	O T E S		
L		MIN.	MAX.	MIN.	MAX.	E S		
А		4.06	4.83	.160	.190			
A	1	-	0.254	_	.010			
Ь	,	0.51	0.99	.020	.036			
þ.	1	0.51	0.89	.020	.032	5		
С	:	0.38	0.74	.015	.029			
c.	1	0.38	0.58	.015	.023	5		
c2	2	1.14	1.65	.045	.065			
D)	8.38	9.65	.330	.380	3		
D	1	6.86	_	.270		4		
E	:	9.65	10.67	.380	.420	3,4		
E	1	6.22	_	.245		4		
е	:	1.27	BSC	.050	BSC			
Н	ł	14.61	15.88	.575	.625			
L		1.78	2.79	.070	.110			
L'	1	_	1.68	_	.066	4		
L2	2	-	1.78	_	.070			
L3	3	0.25	BSC	.010 BSC				
L4	4	4.78	5.28	.188	.208			


NOTES:


- 1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- (3.5.0)MENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND 61 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB.

D²Pak - 7 Pin Part Marking Information



Note: "P" in assembly line position indicates "Lead Free"





Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

8 www.irf.com

D²Pak - 7 Pin Tape and Reel

Dimensions are shown in milimeters (inches)


NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
 - 1.1 REEL SIZE 13 INCH DIAMETER.
 - 1.2 EACH REEL CONTAINING 800 DEVICES.
 - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
 - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
 - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
 - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS.

 REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS.

 HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.
 - 4

- 2. LABELLING (REEL AND SHIPPING BAG).
 - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
 - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
 - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
 - 2.4 QUANTITY:
 - 2.5 VENDOR CODE: IR
 - 2.6 LOT CODE:
 - 2.7 DATE CODE:



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market.

Qualification Standards can be found on IR's Web site.

