FAMU - FSU College of Engineering

Department of Electrical and Computer Engineering Fall 2024 Semester

EEL 4710L – Intro to VHDL Lab Report

Section No: 02

Lab Instructor: Dr. Uwe Meyer-Baese

Lab No:

Lab Title: Project

Name: Ruth Massock

Partner's Name: Keila Souriac

Date Performed: 11/08/2024

Date Delivered: 12/04/2024

Ruth Massock Page 1 of 10

Contents

1		Introduction	. 3	
2		Requirements	. 3	
		Theoretical Design		
		Design Narrative		
	3.2	2 Top-level design	. 4	
		Synthesized Design		
		Results		
6		Summary and Lessons Learned	10	

1 Introduction

This lab aimed to implement a VGA controller using the DE-1 FPGA board to explore VGA interface concepts. Specifically, the project involved configuring the VGA display to show red, green, or blue colors based on switch inputs, along with a 7-segment HEX display to indicate the selected color. This work provided hands-on experience with VHDL design, synchronization protocols, and interfacing digital and analog signals via the DE-1 FPGA board.

2 Requirements

The project required the following design elements inputs and outputs specified below:

Signal	Direction	Width	description
SW[2:0]	Input	3 bits	Switches used to select the displayed color (red, green, or blue). Active high.
VGA_R[7:0]	Output	8 bits	Represents the red color intensity for the VGA display.
VGA_G[7:0]	Output	8 bits	Represents the green color intensity for the VGA display.
VGA_B[7:0]	Output	8 bits	Represents the blue color intensity for the VGA display.
VGA_CLK	Output	1 bit	Pixel clock for driving the VGA display.
VGA_SYNC_N	Output	1 bit	Syncs with the DAC to switch between green and RGB DAC. Active low.
VGA_BLANK_N	Output	1 bit	Active low during retrace periods.
HEX0-5[6:0]	Output	7 bits	Displays "R", "G", or "B" based on the selected color. And also or initials

Ruth Massock Page 3 of 10


3 Theoretical Design

3.1 Design Narrative

The VGA controller generates color signals (VGA_R, VGA_G, VGA_B) for display, synchronized with horizontal and vertical sync signals. The Pixel Clock (VGA_CLK) drives the timing. The switches (SW[2:0]) determine the active color, while the 7-segment display (HEX0) indicates the selected color. The design utilizes VHDL to describe behavior and connect signals.

3.2 Top-level design

Below is a block diagram depicting the top-level design



Components Description

VGA Controller

Inputs: SW[2:0], VGA_CLK

Outputs: VGA_R[7:0], VGA_G[7:0], VGA_B[7:0], VGA_SYNC_N,

VGA BLANK N

Function: Decodes switch inputs to set the appropriate color signals and generates

synchronization signals.

HEX Display Controller

Inputs: SW[2:0] Outputs: HEX0[6:0]

Function: Maps switch values to display "R", "G", or "B" for selected color or turns

off for invalid inputs.

4 Synthesized Design

Below is the VHDL code used for the VGA controller and HEX display modules.

Ruth Massock Page 4 of 10

VGA Controller Code

```
-- Title : Project - VGA Controller

-- Author : Keila Souriac & Ruth Massock

-- Date : 11/08/2024
   4
5
                   -- Description : This program is the driver for the VGA interface on the -- DE-1 FPGA board.
   6
7
                      LIBRARY ieee;
                      USE ieee std_logic_1164.all;
10
            ENTITY Project IS

GENERIC (

Ha: INTEGER := 96; --Hpulse

Hb: INTEGER := 144; --Hpulse+HBP

Hc: INTEGER := 800; --Hpulse+HBP+Hactive

Hd: INTEGER := 800; --Hpulse+HBP+Hactive+HFP

Va: INTEGER := 2; --Vpulse

Vb: INTEGER := 35; --Vpulse+VBP

VC: INTEGER := 515; --Vpulse+VBP+Vactive

Vd: INTEGER := 525); --Vpulse+VBP+Vactive+VFP

PORT (
15
16
17
18
19
           20
21
22
23
24
25
26
27
28
29
30
             ARCHITECTURE vga OF Project IS

SIGNAL Hactive, Vactive, dena: STD_LOGIC;
-----HEX display signals------

signal M: STD_LOGIC_VECTOR(6 DOWNTO 0):="0101010";

signal K: STD_LOGIC_VECTOR(6 DOWNTO 0):="0001001"; -- Letter H as a K

signal S: STD_LOGIC_VECTOR(6 DOWNTO 0):="0010010"; -- letter S

signal O: STD_LOGIC_VECTOR(6 DOWNTO 0):="11111111"; -- all segments off

signal Red : STD_LOGIC_VECTOR(6 DOWNTO 0):="0101111"; --Lowercase r (RUTH & RED)

signal Green: STD_LOGIC_VECTOR(6 DOWNTO 0):="0000010"; -- Letter G (GREEN)

signal Blue : STD_LOGIC_VECTOR(6 DOWNTO 0):="0000000"; -- Letter B (BLUE)
31
32
33
 35
36
37
38
```

Ruth Massock Page 5 of 10

```
--Part 1: CONTROL GENERATOR
43
    44
45
46
48
49
           BEGIN
       F IF (clk'EVENT AND clk='1') THEN
51
        pixel_clk <= NOT pixel_clk;
END IF;
END PROCESS;
--Horizontal signals generation:
52
53
54
55
       PROCESS (pixel_clk)
VARIABLE Hount: INTEGER RANGE 0 TO Hd;
BEGIN
56
57
58
       ☐ IF (pixel_clk'EVENT AND pixel_clk='1') THEN
59
60
        Hcount := Hcount + 1;
       F (Hcount=Ha) THEN
Hsync <= '1';
ELSIF (Hcount=Hb) THEN
Hactive <= '1';
61
62
63
       ELSIF (Hcount=Hc) THEN
Hactive <= '0';
ELSIF (Hcount=Hd) THEN
65
66
67
        Hsync <= '0';
Hcount := 0;
END IF;
END IF;
END PROCESS;
--Vertical signals generation:
68
69
70
71
72
73
       PROCESS (Hsync)
VARIABLE Vcount: INTEGER RANGE 0 TO Vd;
74
75
        VAK...
BEGIN
76
       F IF (Hsync'EVENT AND Hsync='0') THEN

Vcount := Vcount + 1;

IF (Vcount=Va) THEN

Vsync <= '1';

ELSIF (Vcount=Vb) THEN

L Vactive <= '1'.
77
80
81
       Vactive <= '1';
ELSIF (Vcount=Vc) THEN
Vactive <= '0';
ELSIF (Vcount=Vd) THEN
82
83
84
85
       Vsync <= Vcount := 0;
END IF;
           Vsync <= '0';
86
87
88
        - END IF:
```

Ruth Massock Page 6 of 10

```
90
                       END PROCESS;
   91
                        ---Display enable generation:
   92
                       dena <= Hactive AND Vactive;
   93
   94
                       --Part 2: IMAGE GENERATOR
                   --Part 2: IMAGE GENERATOR
   95
                 process (Hsync, Vsync, Vactive, dena, red_switch,
   96
                       green_switch, blue_switch)
   97
   98
                         VARIABLE line_counter: INTEGER RANGE 0 TO Vc;
   99
                     BEGIN
                 | IF (Vsync='0') THEN | line_counter := 0; | ELSIF (Hsync'EVENT AND Hsync='1') THEN | line_counter := line_counter + 1;
100
101
102
103
104
                 line_counter := line_counter = line_
105
106
107
108
                       R <= (OTHERS => '1');
G <= (OTHERS => '0');
109
110
                 G <= (OTHERS => 0 );
B <= (OTHERS => '0');
ELSIF (line_counter>1 AND line_counter<=3) THEN
111
112
                       R <= (OTHERS => '0');
G <= (OTHERS => '1');
113
114
                 B <= (OTHERS => '0');
ELSIF (line_counter>3 AND line_counter<=6) THEN
115
116
                       R <= (OTHERS => '0');
G <= (OTHERS => '0');
117
                 R <= (OTHERS => '0');

G <= (OTHERS => '0');

B <= (OTHERS => '1');


ELSE
118
119
120
121
                        R <= (OTHERS => red_switch);
122
                         G <= (OTHERS => green_switch);
123
                         B <= (OTHERS => blue_switch);
                 END 3
124
                       END IF:
125
126
                        R \leftarrow (OTHERS \Rightarrow '0');
                        G <= (OTHERS => '0');
127
                   B <= (OTHERS => '0');
128
                   - END IF;
- END PROCESS;
129
130
131
                    ----- case for hex display-----
                 PROCESS (red_switch,
132
                   green_switch, blue_switch)
BEGIN
133
134
                    ----Display our initials-----
135
136
                     HEX5 <= Red;
137
                   HEX4 <= M;
```

Ruth Massock Page 7 of 10


5 Results

On the FPGA board, the monitor displayed red, green, and blue colors successfully. The 7-segment HEX display correctly indicated "R", "G", or "B" based on the selected color, it also displays our initials on hex display "rmks".


Switches are off and so black screen



Red switch on red screen and R display on board




Blue Switch on blue screen and B display on board




Ruth Massock Page 8 of 10

Green switch on Green screen and G display on board



All switches on White



Green and Red switch ON



Page 9 of 10 Ruth Massock

Red and Blue Switch ON



6 Summary and Lessons Learned

The project successfully implemented a VGA controller and HEX display interface. Observations include:

- Correct synchronization between the DE-1 FPGA and the VGA display.
- Challenges in aligning timing constraints between horizontal and vertical sync signals were resolved by adjusting the Pixel Clock frequency.

Key lessons:

- Proper pin assignments and clock signal configuration are critical in FPGA designs.
- Understanding VGA timing diagrams is essential for display interfacing.

Future recommendations:

- Implement advanced VGA patterns, such as gradients or animations, to further test VGA capabilities.
- Utilize additional debugging tools to streamline the design process.

END OF DOCUMENT

Ruth Massock Page 10 of 10