PIC Microcontroller (Lab 6)

Interrupts with Timer0 module

Leonardo Fusser, 1946995

Experiment Performed on 19 November 2020 Report Submitted on 21 November 2020

Department of Computer Engineering Technology Microcontroller & Microprocessor systems Day Yann Fong





TABLE OF CONTENTS

| 1.0 Purpose | 3 |
|---------------------|---|
| | |
| 2.0 Original Design | 3 |
| | |
| 3.0 Observations | 6 |
| | |
| 4.0 Conclusion | 8 |



1.0 Purpose

#include "pl6F887.inc"

- Understand polling and interrupts and compare between the two.
- Learn how to use MPLAB IDE.
- Learn how to view TMR0 register using MPLAB IDE simulation in real time.
- > Learn how to modify polling scheme to work as interrupt in MPLAB IDE simulation.

2.0 ORIGINAL DESIGN

Part A assembly code

```
; CONFIG1
; __config 0x3FF5
 CONFIG CONFIG1, FOSC_INTRC_CLKOUT & _WDTE_OFF & _PWRTE_OFF & _MCLRE_ON & _CP_OFF & _CPD_OFF & _BOREN_ON & _IESO_OFF & _FCMEN_OFF & _LVP_ON
; CONFIG2
; __config 0x3FFF
 CONFIG CONFIG2, BOR4V BOR40V & WRT OFF
; ********* DEFINING VARIABLES *****************************
                   ; Block of variables starts at address 70h
          0x70
    cblock
    counter
                    ; Variable at address 70h
    endc
0x0000 ; Address of the first program instruction main ; Go to label "main"
0x0004
                    ; Interrupt vector
                   ; Return from interrupt routine
; Start of the main program
        banksel
clrf
                    OPTION REG
                                     ; Bank containing register OPTION_REG
                    OPTION REG
        bcf
                    OPTION REG, TOCS ; TMRO counts pulses from oscillator
                    OPTION REG, PSA ; Prescaler is assign to WDT
         bof
         banksel TMR0
         clrf
                     TMRO
         clrf
                    counter
        banksel INTCON
                                      ; Bank containing register INTCON
loop
        btfsc
                     INTCON, TMR0IF ; pool interrupt flag TMR0IF
                                     ; TMR0 overflow
                     update_ctr
         goto
                                      ; Remain here
         goto
                     loop
update_ctr
                    counter
         incf
                                      ; increment counter
                     INTCON, TMR0IF ; clear interrupt flag TMR0IF
         bcf
         goto
                     loop
                                      ; End of program
         end
```



Part B assembly code

```
;*Leonardo Fusser (1946995)
: *Microcontroller & Microprocessor systems. Lab6. Day Yann Fong
; *Program that uses interupts to increment a counter when TMR0 overflows.
;[PIC config]
#include "pl6F887.inc"
; CONFIG1
; __config 0x3FF5
 CONFIG _CONFIG1, _FOSC_INTRC_CLKOUT & _WDTE_OFF & _PWRTE_OFF & _MCLRE_ON & _CP_OFF & _CPD_OFF & _BOREN_ON & _IESO_OFF & _FCMEN_OFF & _LVP_ON
; CONFIG2
; __config 0x3FFF
__CONFIG _CONFIG2, _BOR4V_BOR40V & _WRT_OFF
; [Start of program]
     ; [Variable delcarations]
     cblock
                      ; (Stores variables below at address 70)
     counter
                      ; Counter varibale (used in interrupt routine below).
     STATUS TEMP
                      ; STATUS register variable (for context saving).
     W TEMP
                       ; Wreg variable (for context saving).
     <del>-</del>**********************************
0x0000
                       ; Address of the first program instruction.
ora
goto
          Main
                        ; Go to "Main".
; [Interrupt routine]
;GIE bit in INTCON is cleared upon entering this interrupt routine.
         0x0004
                       ; Interrupt vector.
ora
          W TEMP
                        ; Move Wreg to W_TEMP register.
movwf
          STATUS, w
                        ; Swap STATUS register to be placed in Wreg.
swapf
          STATUS TEMP
                        ; Move STATUS (in Wreg) to STATUS TEMP register.
movwf
banksel
         TMRO
incf
         counter
                        ; Increment "counter" by one when TMRO overflow flag bit has been set (TOIF).
banksel
         INTCON
          INTCON, TOIF
                        ; Clear TMRO overflow flag bit before returning to normal operation.
        STATUS_TEMP,w ; Swap STATUS_TEMP value to be placed in Wreg.
swapf
movwf
         STATUS
                       ; Move STATUS TEMP (in Wreg) to STATUS register.
swapf
          W TEMP, f
                       ; Swap W TEMP.
                        ; Swap W TEMP value to be placed in Wreg.
          W TEMP, w
swapf
;GIE bit in INTCON is set upon leaving this interrupt routine.
retfie
                       ; Return from interrupt routine.
```



```
; [Main program]
Main
       banksel OPTION_REG ; (Register that sets certain parameters for TimerO module)

clrf OPTION_REG ; Clear register, start from scratch (other parameters not mentioned below are not used).

bcf OPTION_REG,TOCS ; Sets TimerO to count pulses from internal instruction clock cycle.

bsf OPTION_REG,PSA ; Sets prescaler to WDT, not needed for this Lab.
       banksel TMR0
       clrf TMR0
clrf counter
                                  ; Clear TMRO register, start from scratch (initialization).
                                    ; Clear "counter" variable, start from scratch (initialization).
       banksel INTCON
                                   ; (Register that contains various interrupt controls)
       ; Clear INTCON register, strat from scracth (initialization).
Loop
        ; Waits for TMRO to overflow. Once overflowed, TOIF bit in INTCON is set and interrupt above is executed.
       goto Loop
                                   ; Keep waiting for TMRO to overflow forever.
        End
                                    ; End.
```

Note: .asm source file for Part B is attached to this submission for your convenience

; [End of program]




3.0 OBSERVATIONS


Observations from the lab

Part A:

In this part, the loop "loop" keeps checking if the TMRO register has overflowed. If the TMRO register hasn't overflowed (TOIF = 0), the program will keep looping through the loop "loop" until the TMRO register has overflowed. When the TMRO register has overflowed (TOIF = 1; set briefly), the program goes to another place (update_ctr) to update the counter by 1, then the TMRO interrupt flag is reset (TOIF = 0) before returning to the beginning of the loop "loop" to repeat (forever). This is a typical polling mechanism. No interrupts are used for this part. This behavior can be observed from the screenshots below.



TMR0 reached 255




After overflow, TOIF flag is set briefly and "counter" is incremented by 1




Part B:

➢ Here, interrupts are used instead of the polling mechanism shown above. In this part, instead of using a loop to keep checking if the TMR0 overflow flag bit has been set (TOIF = 1 set briefly; indicating that TMR0 register has overflowed), the process is done completely in the background by using interrupts. By setting the Timer0 overflow interrupt enable bit (TOIE = 1) in INTCON register, the microcontroller (simulator) will execute an interrupt when it detects that the Timer0 overflow interrupt flag bit is set (TOIF = 1 set briefly; indicating that the TMR0 register has overflowed). Note: no other interrupts can be serviced during this time (GIE = 0; GIE cleared upon entering interrupt). Instead of jumping to a few lines down in code to the incrementation of the counter, the microcontroller (simulator) will perform it while servicing the interrupt. The Timer0 overflow interrupt flag bit is reset (TOIF = 0) after the incrementation of the counter. Once the microcontroller (simulator) is done servicing the interrupt, the program will go back to normal execution and other interrupts can be serviced (GIE = 1). Context saving (STATUS and Wreg) is put in place during the interrupt service routine. This is a typical interrupt mechanism. This behavior can be observed from the screenshots below.



TMR0 reached 255



After overflow, TOIF flag is set briefly and "counter" is incremented by 1



4.0 Conclusion

- Purpose of this lab has been achieved.
- ➤ Understood differences/operation between polling and interrupt mechanism.
- Understood how to use MPLAB IDE.
- Understood how to use MPLAB IDE simulator.
- ➤ Understood how to view TMR0 in real time (animation) using MPLAB IDE simulator.
- <u>Problem</u>: (for Part B) one of the variable declarations was misspelled (STAUS instead of STATUS), creating syntax errors upon assembling code.
- Solution: corrected syntax mistake in variable declarations in code. Code assembled afterwards and operation worked as intended (like in Part A but using interrupts instead).