Mastering Digital Design

with Verilog on FPGAs

John Wickerson


- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card

- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card


DAC

• **Digital-to-analogue conversion** (DAC) can be done using a string of resistors.






• When the digital input is 5, we close (only) switch sw5, which means V_{DAC} is $\sqrt[5]{8}V_{ref}$.




DAC via PWM

 DAC can also be done using digital components, via pulsewidth modulation (PWM).



DAC via PWM

 DAC can also be done using digital components, via pulsewidth modulation (PWM).




DAC via PWM

```
always @(posedge clk)
  if (load == 1'b1) d <= data_in;

always @(posedge clk) begin
  count <= count + 1'b1;

if (count > d)
   pwm_out <= 1'b0;
  else
   pwm_out <= 1'b1;
  end
endmodule</pre>
```





- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card

- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card


Example 1: denoiser

Task:






Mealy machines



Moore machines





Mealy vs Moore

- Mealy machines are a bit more complicated to design.
- Moore machines tend to require more states.
- Outputs of Moore machines are delayed.

 Named after George Mealy (1927–2010) and Edward Moore (1925–2003).


"Mealy Machine developed in 1955 by George H. Mealy





- Try to make the output value and the state number similar.
- Try to change one bit of the state number per transition.
- If two parts of the FSM have identical transitions, try to give the corresponding states similar numbers

01/0	state	meaning	output
01/0	00	"definitely low"	0
1 0 1 0	01	"maybe rising"	0
00/0 10/1	11	"definitely high"	1
	10	"maybe falling"	1



```
assign out = s[1];

assign ns[1] = s[1] & s[0] | in & (s[0] | s[1]);
```


ns[1]	in=0	in=1
s=00	0	0
s=01	0	1
s=11	1	1
s=10	0	1

tate
:0]
1
1
1

```
assign out = s[1];
assign ns[1] = s[1] & s[0] | in & (s[0] | s[1]);
assign ns[0] = in;
```

ns[0]	in=0	in=1	
s=00	0	1	
s=01	0	1	
s=11	0	1	
s=10	0	1	

state	•	output		next state
s[1:0]	meaning	out	in	ns[1:0]
00	"definitely	0	0	00
	low"		1	01
01	"maybe	0	0	00
	rising"		1	11
11	"definitely	1	0	10
high"		1	11	
10	"maybe	1	0	00
falling"		1	11	



```
assign out = s[1];
assign ns[1] = s[1] & s[0] | in & (s[0] | s[1]);
assign ns[0] = in;
```

ns[0]	in=0	in=1	
s=00	0	1	
s=01	0	1	
s=11	0	1	
s=10	0	1	

state		output	input	next state
s[1:0]	meaning	out	in	ns[1:0]
00	"definitely	0	0	00
	low"		1	01
01	"maybe	0	0	00
	rising"		1	11
11	"definitely	1	0	10
high"		1	11	
10	"maybe	1	0	00
falling"		1	11	
			1	11

One-hot encoding

"One-hot" means "exactly one bit of a binary number is 1".


state	encoding as a binary number	one-hot encoding
a	00	0001
b	01	0010
С	11	0100
d	10	1000

- One-hot encoding uses more bits, but can lead to simpler logic.
- **Exercise.** Re-implement the FSM using one-hot encoding. Is the logic simpler?

Automated FSM design


We usually design FSMs at a higher level of abstraction.

```
module denoiser (out, in, clk, rst);
             input in, clk, rst; output out;
declare
            parameter sA = 4'b0001;
 states
             parameter sB = 4'b0010;
            parameter sC = 4'b0100;
            parameter sD = 4'b1000;
             reg [3:0] s; initial s = sA;
calculate
             reg out; initial out = 1'b0;
next state
             always @ (posedge clk)
               if (rst==1'b1) s <= sA;
               else case (s)
                 sA: if (in==1'b1) s <= sB;
                 sB: if (in==1'b1) s <= sC;
                    else s <= sA;
                 sC: if (in==1'b0) s <= sD;
                 sD: if (in==1'b1) s <= sC;
                    else s <= sA;
               endcase
```




```
always @ *
    case (s)
    sA: out = 1'b0;
    sB: out = 1'b0;
    sC: out = 1'b1;
    sD: out = 1'b1;
    endcase
endmodule
```


The result



Example 2: pulser

Task: Whenever the input rises, output a 1-cycle pulse.







Example 2: pulser

```
module pulser (out, in, clk);
declare
              input in, clk; output out;
states
             parameter sIDLE = 2'b00;
             parameter sHIGH = 2'b01;
             parameter sWAIT = 2'b10;
              reg [1:0] s; initial s = sIDLE;
              reg out; initial out = 1'b0;
calculate
              always @ (posedge clk)
                case (s)
next state
                  sIDLE: if (in==1'b1) s <= sHIGH;
                  sHIGH: if (in==1'b1) s <= sWAIT;</pre>
                         else s <= sIDLE;</pre>
                  sWAIT: if (in==1'b0) s <= sIDLE;</pre>
                endcase
              always @ *
                case (s)
                                                          calculate
                  sIDLE: out = 1'b0;
                  sHIGH: out = 1'b1;
                                                           output
                  sWAIT: out = 1'b0;
                endcase
            endmodule
```

Example 3: delayer

• Task: when the 'trigger' input rises, wait for n cycles, then produce a 1-cycle pulse.






```
module delayer (out, in, n, clk);
  input in, clk; input [9:0] n; output out;
  parameter sIDLE = 2'b00; parameter sDELA = 2'b01
  parameter sHIGH = 2'b11; parameter sWAIT = 2'b10;
  reg [1:0] s; initial s = sIDLE;
  reg out; initial out = 1'b0;
  reg [9:0] c;
  always @ (posedge clk)
    case (s) sIDLE: if (in==1'b1) s <= sDELA;</pre>
              sDELA: if (c==0) begin c <= n - 1'b1; s <= sHIGH; end
                     else
                               c \le c - 1'b1;
              sHIGH: if (in==1'b1) s <= sWAIT;</pre>
                     else s <= sIDLE;</pre>
              sWAIT: if (in==1'b0) s <= sIDLE;</pre>
    endcase
  always @ *
    case (s) sIDLE: out = 1'b0;
              SDELA: out = 1'b0;
              sHIGH: out = 1'b1;
              sWAIT: out = 1'b0;
    endcase
endmodule
           in
                                                      in
                                                                           in
                                \neg C
idle/0
                                        high/1
                   dela/0
                                                             wait/0
                                                     ¬in
                                ¬in
```

- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card


- Pulse-width modulation (PWM)
- Finite state machines (FSMs)
- The analogue add-on card

The analogue I/O card

- Provides analogue inputs and outputs.
- Contains an ADC, a DAC, a low-pass filter, and an op-amp.
- Will be used for parts 3 and 4 of the experiment.



Schematic




Series-parallel interface for DAC

- To send a value to the DAC, 16 bits are transmitted serially.
- Chip select (SC) going low means the start of transmission.
- Then serial data in (SDI) takes the following sequence of values.

bit	name	interpretation
15		always 0
14	BUF	whether V_{ref} is buffered
13	¬GA	high = 1x gain, low = 2x gain high = normal, low = shutdown
12	¬SHDN	high = normal, low = shutdown
11–2		the 10 bits of actual data
1-0		these are ignored

spi2dac



More on this circuit next week!