

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY**  
**JNANA SANGAMA,BELGAVI-590018,KARNATAK**



**DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING**

**LAB MANUAL**

**Course: Digital Design and Computer Organization**

**Course Code: BCS302**

**III-SEMESTER**

Prepared by:**Pro. Neha Deshmukh**

Assistant Professor,

Department of Computer Science and Engineering VTUCPGS

**ACADEMIC YEAR:2025-26**

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY,BELAGAVI**

**B.E. in Computer Science and Engineering**

**Scheme of Teaching and Examinations 2022**

**Outcome-Based Education(OBE)and Choice Based Credit System(CBCS)**

**(Effective from the academic year 2025 - 26)**

Sl. No	Experiments
1	Given a 4-variable logic expression, simplify it using appropriate technique and simulate the same using basic gates.
2	Design a 4-bit full adder and subtractor and simulate the same using basic gates.
3	Design Verilog HDL to implement simple circuits using structural, Data flow and Behavioral model.
4	Design Verilog HDL to implement Binary Adder-Subtractor-Half and Full Adder, Half and Full Subtractor.
5	Design Verilog HDL to implement Decimal adder.
6	Design Verilog program to implement Different types of multiplexer like 2:1, 4:1 and 8:1.
7	Design Verilog program to implement types of De-Multiplexer.
8	Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D.

### **Procedure:**

1. Open a Xilinx IDE, close old projects.
2. Create a new project through the project navigator icon.
3. Add VHDL/Verilog new source to the project depending on the user requirement.
4. Select the Verilog HDL mode.
5. Assign the inputs and outputs for the system to design.
6. And write the code as given below for the functionality.
7. Synthesize the code and correct the syntax errors if any.
8. Implement Simulator and Behavioral check syntax the Simulation behavioral model.
9. Observe the output waveform and verify it with the truth table.

## EXPERIMENT NO–01

**Given a 4-variable logic expression,simplify it using appropriate technique and simulate the same using basic gates.**

**Aim:** Given a 4-variable logic expression,simplify it using appropriate technique and simulate the same using basic gates.

### **Objectives:**



1. Simplify 4-variable logic expression for efficient design.
2. Simulate using basic gates for practical verification and optimization.




### **Theory:**

#### **SUM OF PRODUCT:**

The short form of the sum of the products is SOP, and it is one kind of **Boolean algebra** expression. In this, the different product inputs are being added together. The product of inputs is Boolean logical AND whereas the sum or addition is Boolean logical OR. Before going to understand the concept of the sum of products

#### **Expression of SOPF=AB+C(D+E)**

Gate	Description	Truth Table			Logic Symbol
OR	The output is active High if any one of the input is inactive high state, Mathematically, $Q = A+B$	A 0 0 1 1	B 0 1 0 1	Output 0 1 1 1	
AND	The output is active High only if both the Inputs are inactive high state, Mathematically,	A 0 0 0 1	B 0 1 0 1	Output 0 0 0 1	

NOT	In this gate the output is opposite to the input state, Mathematically, $Q = A'$	A 0 1	Output 1 0		
NOR	The output is active High only if both the Inputs are inactive low state, Mathematically, $Q = (A+B)'$	A 0 0 0 1 1	B 0 1 0 0 1	Output 1 0 0 0 0	
NAND	The output is active High only if any one of the input is in active low state, Mathematically, $Q = (A \cdot B)'$	A 0 0 0 1 1	B 0 1 0 1 1	Output Q 1 1 1 0	
XOR	The output is active High only if any one of the input is in active High state, Mathematically, $Q = A \cdot B' + B \cdot A'$	A 0 0 0 1 1	B 0 1 0 1 1	Output 0 1 1 0	


**EXPERIMENT NO-02**

**Design a 4 bit full adder and subtractor and simulate the same using basic gates.**

**Aim:** To design a 4 bit full adder and subtractor and simulate the same using basic gates.

**Objectives:**

1. Design a 4-bit full adder and subtractor circuit in Multisim using basic gates.
2. Simulate the circuit to analyze and verify correct functionality, considering various input scenarios.

**Theory:**

The addition and subtraction operations can be combined in to one circuit with one common binary adder by including an exclusive-OR gate with each full-adder.

**EXPERIMENT NO–03****Design Verilog HDL to implement simple circuits using structural, Data flow and Behavioural model.**


**Aim:** To design Verilog HDL to implement simple circuits using structural, Data flow and Behavioural model.

**Objectives:**

1. Implement Verilog for simple circuits using structural, data flow, and behavioral models.
2. Verify designs through simulation for functionality and performance assessment.

**Theory:**

As mentioned previously, the module is the basic building block for modeling hardware with the Verilog HDL. The logic of a module can be described in anyone (or a combination) of the following modeling styles:



**FIGURE 3.1: Relationship of Verilog constructs to truth tables, Boolean equations, and schematics**

- **Gate-level modeling** using instantiations of predefined and user-defined primitive gates.
  - Gate-level (structural) modeling describes a circuit by specifying its gates and how they are connected with each other.
- **Data flow modeling** using continuous assignment statements with the key word `assign`.

- Dataflow modeling is used mostly for describing the Boolean equations of combinational logic.
- Behavioral modeling using procedural assignment statements with the keyword `always`.
  - Behavioral modeling that is used to describe combinational and sequential circuits at a higher level of abstraction.

Combinational logic can be designed with truth tables, Boolean equations, and schematics; Verilog has a construct corresponding to each of these “classical” approaches to design: user-defined primitives, continuous assignments, and primitives, as shown in Fig. 3.1. There is one other modeling style, called switch-level modeling. It is sometimes used in the simulation of MOS transistor circuit models, but not in logic synthesis. We will not consider switch-level modeling.

Structural-	Data Flow-	Behavioural Model-
<pre>module logicg(a, b,y0,y1,y2,y3,y4,y5,y6); input a,b; output y0,y1,y2,y3,y4,y5,y6; not g1(y0,a); andg2(y1,a,b); org3(y2,a,b); nandg4(y3,a,b); norg5(y4,a,b); xorg6(y5,a,b); xnorg7(y6,a,b); endmodule</pre>	<pre>module ldataflow(a, b,y0,y1,y2,y3,y4,y5,y6); input a,b; output y0,y1,y2,y3,y4,y5,y6; assign y0=!a; assign y1=a&amp;b; assign y2=a b; assign y3=!(a&amp;b); assign y4=!(a b); assign y5=a^b; assign y6=!(a^b); endmodule</pre>	<pre>module logicgB(a, b,y0,y1,y2,y3,y4,y5,y6); input a,b; output y0,y1,y2,y3,y4,y5,y6; reg y0; reg y1; reg y2; reg y3; reg y4; reg y5; reg y6; always@(a,b) begin y0=!a; y1=a&amp;b; y2=a b; y3=!(a&amp;b); y4=!(a b); y5=a^b; y6=!(a^b); end endmodule</pre>

### Verilog Testbench code:

Structural-	Data Flow-	Behavioural Model-
<pre>Module logic g_tb; reg a; reg b; wire y0; wire y1; wire y2; wire y3; wire y4; wire y5; wire y6; logic guut(.a(a),.b(b), .y0(y0),.y1(y1), .y2(y2),.y3(y3), .y4(y4),.y5(y5), .y6(y6)); initialbegin</pre>	<pre>Module ldataflow_tb; reg a; reg b; wire y0; wire y1; wire y2; wire y3; wire y4; wire y5; wire y6; ldataflowuut(.a(a),.b(b), .y0(y0),.y1(y1), .y2(y2),.y3(y3), .y4(y4),.y5(y5), .y6(y6)); initialbegin</pre>	<pre>Module logicgB_tb; reg a; reg b; wire y0; wire y1; wire y2; wire y3; wire y4; wire y5; wire y6; logicgBuut (.a(a),.b(b), .y0(y0),.y1(y1), .y2(y2),.y3(y3),.y4(y4), .y5(y5),.y6(y6)); initialbegin a=0;b=0;#100;</pre>

```
a=0;b=0;#100;  
a=0;b=1;#100;  
a=1;b=0;#100;  
a=1;b=1;#100;  
end endmodule
```

```
a=0;b=0;#100;  
a=0;b=1;#100;  
a=1;b=0;#100;  
a=1;b=1;#100;  
end endmodule
```

```
a=0;b=1;#100;  
a=1;b=0;#100;  
a=1;b=1;#100;  
end endmodule
```

## SimulationOutput:



**Results&conclusions:** The Verilog code for simple circuits using structural, Data flow and Behavioral model are verified.

## **EXPERIMENT NO–04**

### **Design Verilog HDL to implement Binary Adder-Subtractor–Half and Full Adder, Half and Full Subtractor.**

**Aim:** To Design Verilog HDL to implement Binary Adder-Subtractor–Half and Full Adder, Half and Full Subtractor.

#### **Objectives:**

1. Create Verilog HDL for Binary Adder-Subtractor,including Half and Full Adder,Half and Full Subtractor.
2. Validate functionality through simulation for accurate arithmetic operations in digital systems.

#### **Theory:**

**Adder** is a combinational digital circuit that is used for adding two numbers. A typical adder circuit produces a sum bit (denoted by S) and a carry bit (denoted by C) as the output. Adder circuits are of two types: Half adder and Full adder.

**Half-Adder:** A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C.

**Full-Adder:** The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit Cin, is called a full-adder.

**Subtractor** is a combinational digital circuit that is used for subtracting two numbers. A typical subtractor circuit produces a diff bit (denoted by D) and a borrow bit (denoted by B) as the output. Subtractor circuits are of two types: Half subtractor and Full subtractor.

**Half Subtractor:** A combinational logic circuit that performs the subtraction of two data bits, A and B, is called a half-subtractor. Subtraction will result in two output bits; one of which is the diff bit, D, and the other is the borrow bit, B.

**Full Subtractor:** A combinational logic circuit that subtracts two data bits, A and B and a borrow in bit, is called full subtractor.


## Using Basic Gates

### Half Adder

Input		output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \overline{A}B + A\overline{B}$$

$$\text{Carry} = AB$$




### Half Subtractor

Input		output	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Difference} = \overline{A}B + A\overline{B}$$

$$\text{Borrow} = \overline{A}B$$




### Full Adder

#### Full adder

Input			output	
A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = \overline{a}\overline{b}c + \overline{a}b\overline{c} + a\overline{b}c + ab\overline{c}$$

$$\text{Carry} = a \cdot b + a \cdot c + b \cdot c$$




## Full Subtractor

Full Subtractor

Input			output	
A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


$$\text{Difference} = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc$$

$$\text{Borrow} = \bar{a}c + \bar{a}b + bc$$



## Using EX-OR Gates


Half Adder



$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$


Half Subtractor



$$\text{Diff} = A \oplus B$$

$$\text{Borrow} = A'B$$


Full Adder



$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + AC$$

Full Subtractor



$$\text{Diff} = A \oplus B \oplus C$$

$$\text{Borrow} = A'B + BC + A'C$$

**Verilog code:**

<b>Half Adder-</b>	<b>HalfSubstractor-</b>
Module half adder(a,b,sum,carry); Input a,b; Output sum,carry; Assign sum=a^b; Assign carry=a&b; endmodule	Module HS(a,b,diff,borrow); input a,b; Output diff,borrow; assign diff=a^b;assign borrow=!(a)&b; endmodule
<b>Full Adder-</b>	<b>Full Substractor-</b>
Module FA(a,b,c,sum,carry); Input a,b,c; Output sum,carry; Assigns sum=a^b^c; Assign carry=(a&b) (b&c) (c&a); endmodule	Module FS(a,b,c,diff,borrow); Input a,b,c; Output diff,borrow; Assign diff=a^b^c; Assign borrow=((!a)&b) (b&c) ((!a)&c); endmodule

**Verilog Testbenchcode:**

<b>Half Adder-</b>	<b>Half Substractor-</b>
module halfadder_tb; reg a; reg b; wire sum; wire carry; halfadder uut( .a(a), .b(b), .sum(sum), .carry(carry)); initial begin a=0;b=0;#100; a=0;b=1;#100; a=1;b=0;#100; a=1;b=1;#100; end endmodule	Module HS_tb; reg a; reg b; wire diff; wire borrow; HS uut ( .a(a), .b(b), .diff(diff), .borrow(borrow)); initial begin a=0;b=0; #100; a=0;b=1; #100; a=1;b=0; #100; a=1;b=1; #100; end endmodule

Full Adder-	Full Substractor-
<pre> Module FA_tb; Reg a; Reg b; Reg c; Wire sum; Wire carry; FA uut( .a(a), .b(b), .c(c), .sum(sum), .carry(carry)); Initial begin a=0;b=0;c = 0;#100; a=0;b=0;c = 1;#100; a=0;b=1;c = 0;#100; a=0;b=1;c = 1;#100; a=1;b=0;c = 0;#100; a=1;b=0;c = 1;#100; a=1;b= 1;c= 0;#100; a=1;b=1;c = 1;#100; end endmodule </pre>	<pre> Module FS_tb; Reg a; Reg b; Reg c; Wire diff; Wire borrow; FS uut( .a(a), .b(b), .c(c), .diff(diff), .borrow(borrow)); Initial begin a=0;b=0;c = 0;#100; a=0;b=0;c = 1;#100; a=0;b=1;c = 0;#100; a=0;b=1;c = 1;#100; a=1;b=0;c = 0;#100; a=1;b=0;c = 1;#100; a=1;b=1;c = 0;#100; a=1;b=1;c = 1;#100; end endmodule </pre>

## Simulation Output:


### Half Adder-




## Half Substractor-



## Full Adder-



## Full Substractor



**Results & conclusions:** The Verilog code for adders and subtractors are verified.

**EXPERIMENT NO–05****Design Verilog HDL to implement Decimal adder**

**Aim:** To Design Verilog HDL to implement Decimal adder.

**Theory:** BCD or Binary code decimal is a way of representing decimal digits in binary form.

Generally 4 bits are used to represent values 0 to 9.

Decimal Digit	BCD 8421
0	0000
1	0001
2	0010
3	0011
4	0100

Decimal Digit	BCD 8421
5	0101
6	0110
7	0111
8	1000
9	1001

ABCD adder,takes in two BCD numbers as inputs, and out puts a BCD digit along with a carry out put. If the sum of the BCD digits is less than or equal to 9, then we don't have a problem. But if its greater than 9, we have to convert it into BCD format. This is done by adding 6 to the sum and taking only the least significant 4 bits. The MSB bit is output as carry.

Consider the below BCD addition:

$$1001 + 1000 = 10001$$

$$9+8=17$$

The output 17 is more than 9. So we add 6 to it. So we get,

$$17+6 = 23 \text{ (in binary 23 is 10111)}$$

Now the least significant 4 bits (which is "0111") represent the units digit and the MSB (4th bit which is '1') bit represents the tens digit. Since the range of input is 0 to 9, the maximum output is 18. If you consider a carry it becomes 19. This means at the output side we need a 4 bit sum and a 1 bit carry to represent the most significant digit. These binary numbers are listed below


The condition for a correction and an output carry can be expressed by the Boolean Function

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

When  $C = 1$ , it is necessary to add 0110 to the binary sum and provide an output carry for the next stage. A BCD adder that adds two BCD digits and produces a sum digit in BCD is shown in Figure below.

Derivation of BCD Adder

<b>K</b>	<b>Binary Sum</b>					<b>BCD Sum</b>					<b>Decimal</b>
	<b>Z<sub>8</sub></b>	<b>Z<sub>4</sub></b>	<b>Z<sub>2</sub></b>	<b>Z<sub>1</sub></b>	<b>C</b>	<b>S<sub>8</sub></b>	<b>S<sub>4</sub></b>	<b>S<sub>2</sub></b>	<b>S<sub>1</sub></b>		
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1	1
0	0	0	1	0	0	0	0	1	0	2	2
0	0	0	1	1	0	0	0	1	1	3	3
0	0	1	0	0	0	0	1	0	0	4	4
0	0	1	0	1	0	0	1	0	1	5	5
0	0	1	1	0	0	0	1	1	0	6	6
0	0	1	1	1	0	0	1	1	1	7	7
0	1	0	0	0	0	1	0	0	0	8	8
0	1	0	0	1	0	1	0	0	1	9	9
0	1	0	1	0	1	0	0	0	0	10	10
0	1	0	1	1	1	0	0	0	1	11	11
0	1	1	0	0	1	0	0	1	0	12	12
0	1	1	0	1	1	0	0	1	1	13	13
0	1	1	1	0	1	0	1	0	0	14	14
0	1	1	1	1	1	0	1	0	1	15	15
1	0	0	0	0	1	0	1	1	0	16	16
1	0	0	0	1	1	0	1	1	1	17	17
1	0	0	1	0	1	1	0	0	0	18	18
1	0	0	1	1	1	1	0	0	1	19	19

**Logic Diagram:**

For multiple digit addition ,you can connect the carry\_out to the carry input of the next adder.A simple cascading network of these small adders is enough to realize the multiple digit BCD addition.

**Procedure:**

10. Open a Xilinx IDE,close old projects.
11. Create a new project through the project navigator icon.

12. Add VHDL/Verilog new source to the project depending on the user requirement.
13. Select the Verilog HDL mode.
14. Assign the inputs and outputs for the system to design.
15. And write the code as given below for the functionality.
16. Synthesize the code and correct the syntax errors if any.
17. Use Simulator and Behavioral check syntax the Simulation behavioral model.
18. Observe the output putting wave form and verify it with the truth table.

### **Verilog code for BCD addition-Behavioral level:**

```

Module deciadder(a,b,carry_in,sum,carry);
    //declare the inputs and outputs of the module with their sizes.
    input [3:0] a,b;
    input carry_in;
    output[3:0]sum;
    output carry;
    //Internal variables
    reg[4:0]sum_temp;
    reg[3:0]sum;
    reg carry;
    //always block for doing the addition
    always@(a,b,carry_in)
    begin

        sum_temp=a+b+carry_in; //add all the inputs
        if(sum_temp> 9)
            begin
                sum_temp = sum_temp+6; //add 6, if result is more than 9.
                carry = 1;//set the carry output
                sum=sum_temp[3:0];
            end
        else
            begin
                carry=0;
                sum=sum_temp[3:0];
            end
    end
endmodule

```

### **Verilog Test bench code for BCD 9adder:**

```

Module deciadder_tb;
    reg[3:0]a;
    reg[3:0]b;
    reg carry_in;
    wire[3:0]sum;


```

```

wirecarry;
deciadder uut(.a(a),.b(b),.carry_in(carry_in), .sum(sum),.carry(carry));
initialbegin
    //InitializeInputs
    a=9;
    b=6;
    carry_in=0;
    #100;
end
endmodule

```

### Simulation wave form:



**Results&conclusions:** The Verilog code for Decimal adder is simulated and verified.

## EXPERIMENT NO-06

### Design Verilog program to implement Different types of multiplexer like 2:1,4:1 and 8:1.


**Aim:** Design Verilog program to implement Different types of multiplexers like 2:1,4:1 and 8:1.

#### **Objectives:**

1. Develop Verilog program for 2:1, 4:1, 8:1 multiplexer design.
2. Validate through simulation for accuracy and efficiency in circuit implementation.

#### **Theory:**

- A multiplexer (data selector, abbreviated as MUX) has a group of data inputs ( $2^n$ ) and a group of control inputs (n) (also called as select inputs).
- The control inputs are used to select one of the data inputs and connect it to the output terminal.




*Figure 6.1: General block diagram of  $2^n:1$  multiplexer*

- A general block diagram of  $2^n:1$  multiplexer is shown in the fig.3.6.
- A 2to1 multiplexer requires 1 select input, 4to1 multiplexers require 2 select inputs and 8to1 multiplexers require 3 select inputs.

#### **2:1 Multiplexer**

- A 2to1 multiplexer has 2 data inputs, 1 select input and 1 output.



*Figure 6.2: 2to1 Multiplexer and Switch Analog*

- When the select (control) input A is 0, the switch is in the upper position and the MUX output is  $Z = I_0$ .
- When the select (control) input A is 1, the switch is in the lower position and the MUX output is  $Z = I_1$ .
- In other words, a MUX acts like a switch that selects one of the data inputs ( $I_0$  or  $I_1$ ) and transmits it to the output.

**Truth Table:**

Select(S)	tput(Z)
0	I <sub>0</sub>
1	I <sub>1</sub>

- The logic equation for the 2-to-1 MUX can be written as:

$$Z = \bar{S}I_0 + SI_1$$


**Logic Diagram:**

Figure 6.3: Logic diagram of 2:1 Multiplexer

**4:1 Multiplexer**

- A 4-to-1 multiplexer has 4 data inputs, 2 select inputs and 1 output.
- The 4 to 1 MUX acts like a four-position switch that transmits one of the four inputs to the output.




Figure 6.4: 4-to-1 Multiplexer


- Two select(control) inputs (S<sub>1</sub> and S<sub>0</sub>) are needed to select one of the four inputs. If the control inputs are S<sub>1</sub>S<sub>0</sub>=00, the output is I<sub>0</sub>; similarly, for the control inputs 01, 10, and 11 give outputs of I<sub>1</sub>, I<sub>2</sub>, and I<sub>3</sub>, respectively.

**Truth Table:**


elect(S <sub>1</sub> )	Select(S <sub>0</sub> )	Output(Z)
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

- The logic equation for 4-to-1 multiplexer can be written as

$$Z = S_1 S_0 I_0 + \underline{S_1} S_0 I_1 + S_1 \underline{S_0} I_2 + \underline{S_1} \underline{S_0} I_3$$

**Logic Diagram:****8:1 Multiplexer**

- An 8-to-1 multiplexer has 8 data inputs, 3 select inputs and 1 output. 8-to-1 MUX selects one of eight data inputs using three select inputs



*Figure 6.5: 8-to-1 Multiplexer*

- The 8-to-1 MUX acts like an eight-position switch that transmits one of the eight inputs to the output.

**Truth Table:**

elect( $S_2$ )	Select( $S_1$ )	Select( $S_0$ )	Output( $Z$ )
0	0	0	$I_0$
0	0	1	$I_1$
0	1	0	$I_2$
0	1	1	$I_3$
1	0	0	$I_4$
1	0	1	$I_5$
1	1	0	$I_6$
1	1	1	$I_7$

- The logic equation for the 8-to-1 MUX can be written as:

$$\begin{aligned} Z = & \bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 \\ & + S_2 S_1 S_0 I_7 \end{aligned}$$




**Verilog code:**

2:1MUX	4:1MUX	8:1MUX
<pre>Module two_to_one_MUX (I0,I1,S,Y);   input I0;   input I1;   input S;   output Y;     wire S_bar,w1,w2;     not g1(S_bar,S);     and(w1,I0,S_bar);     and (w2,I1,S);     or(Y,w1,w2); endmodule</pre>	<pre>Module four_to_one_MUX (I1,I2,I3,I4,S1,S2,Y);   input I1,I2,I3,I4;   input S1,S2;   output Y; assign Y=((!S1)&amp;(!S2)&amp;(!S3)&amp;I1)  ((!S1)&amp;(!S2)&amp;S3&amp;I2) ((!S1)&amp;S2&amp; (!S3)&amp;I3) ((!S1)&amp;S2&amp;S3&amp;I4) (S1 &amp;(!S2)&amp;(!S3)&amp;I5) (S1&amp;(!S2)&amp;S3 &amp;I6) (S1&amp;S2&amp;(!S3)&amp;I7) (S1&amp;S2&amp;S 3&amp;I8); endmodule</pre>	<pre>module eight_to_one_MUX (I1,I2,I3,I4,I5,I6,I7,I8,S1,S2,S3,Y);   input I1,I2,I3,I4,I5,I6,I7,I8;   input S1,S2,S3;   output Y; assignY=((!S1)&amp;(!S2)&amp;(!S3)&amp;I1)  ((!S1)&amp;(!S2)&amp;S3&amp;I2) ((!S1)&amp;S2&amp; (!S3)&amp;I3) ((!S1)&amp;S2&amp;S3&amp;I4) (S1 &amp;(!S2)&amp;(!S3)&amp;I5) (S1&amp;(!S2)&amp;S3 &amp;I6) (S1&amp;S2&amp;(!S3)&amp;I7) (S1&amp;S2&amp;S 3&amp;I8); endmodule</pre>

**Verilog Test bench code:**

2:1MUX	4:1MUX	8:1MUX
<pre>modulename two_to_one_MUX_tb;   reg I0;   reg I1;   reg S;   wire Y; two_to_one_MUX uut(   .I0(I0),   .I1(I1),   .S(S),   .Y(Y)); Initial begin   I0 = 1; I1 = 0;   S = 0; #100; end endmodule</pre>	<pre>modulename four_to_one_MUX_tb;   reg I1;   reg I2;   reg I3;   reg I4;   reg S1;   reg S2;   wire Y; four_to_one_MUX uut(   .I1(I1),   .I2(I2),   .I3(I3),   .I4(I4),   .S1(S1),   .S2(S2),   .Y(Y)); Initial begin   I1=0;I2=0;I3=0;I4=1; S1 =   0;S2 = 1; #100; end endmodule</pre>	<pre>modulename eight_to_one_MUX1;   reg I1;   reg I2;   reg I3;   reg I4;   reg I5;   reg I6;   reg I7;   reg I8;   reg S1;   reg S2;   reg S3;   wire Y; eight_to_one_MUX uut(   .I1(I1),.I2(I2),.I3(I3),.I4(I4),   .I5(I5),.I6(I6),.I7(I7),.I8(I8),   .S1(S1),.S2(S2),.S3(S3),   .Y(Y)); Initial begin   I1=1;I2=1;I3=1;I4=1;I5= 1;I6 =   0;I7 = 1;I8 = 1;   S1=1;S2=0;S3=1; #100; end endmodule</pre>

## Simulation Output:

**2:1 MUX****4:1-MUX****8:1 MUX**

**Result & Conclusion:-**

The Verilog code for Different types of multiplexer s like 2:1,4:1 and 8:1 is simulated and verified.

## EXPERIMENT NO-07

### Design Verilog program to implement types of De-Multiplexer.

To Design Verilog program to implement Different types of De-multiplexer like 1:2, 1:4 and 1:8.

#### **Objectives:**

1. Implement Verilog program for 1:2, 1:4, 1:8 Demultiplexer designs.
2. Verify functionality through simulation for accuracy and performance assessment.

#### **Theory:**


A De-multiplexer is a combinational circuit that has only 1 input line and  $2^N$  output lines. Simply, the multiplexer is a single-input and multi-output combinational circuit. The information is received from the single input lines and directed to the output line. On the basis of the values of the selection lines, the input will be connected to one of these outputs. De-multiplexer is opposite to the multiplexer.

Unlike encoder and decoder, there are n selection online and  $2^n$  outputs. So, there is a total of  $2^n$  possible combinations of inputs. De-multiplexer is also treated as **De-mux**.

There are various types of De-multiplexer which are as follows:

**1×2 De-multiplexer:** In the 1 to 2 De-multiplexer, there are only two outputs, i.e.,  $Y_0$ , and  $Y_1$ , 1 selection online, i.e.,  $S_0$ , and single input, i.e.,  $A$ . Based on the selection value, the input will be connected to one of the outputs. The block diagram and the truth table of the 1×2 multiplexer are given below.

#### **Block Diagram:**



#### **Truth Table:**


INPUTS		Output	
$S_0$	$A$	$Y_1$	$Y_0$
0	0	0	A
1	A	A	0

The logical expression of the term Y is as follows:

$$Y_0 = S_0' \cdot A$$


$$Y_1 = S_0 \cdot A$$

Logical circuit of the above expressions is given below:



**1×4 De-multiplexer:** In 1 to 4 De-multiplexer, there are total of four outputs, i.e.,  $Y_0$ ,  $Y_1$ ,  $Y_2$ , and  $Y_3$ , 2 selection lines, i.e.,  $S_0$  and  $S_1$  and single input, i.e.,  $A$ . Based on the combination of input  $s$  which are present at the selection lines  $S_0$  and  $S_1$ , the input be connected to one of the outputs. The block diagram and the truth table of the  $1 \times 4$  multiplexer is given below.

Block Diagram:



Truth Table:

INPUTS		Output			
$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	$A$
0	1	0	0	$A$	0
1	0	0	$A$	0	0
1	1	$A$	0	0	0

The logical expression of the term  $Y$  is as follows:


$$Y_0 = S_1' S_0' A$$

$$y_1 = S_1' S_0 A$$

$$y_2 = S_1 S_0' A$$

$$y_3 = S_1 S_0 A$$


Logical circuit of the above expressions is given below:



**1×8 De-multiplexer:** In 1 to 8 De-multiplexer, there are total of eight outputs, i.e.,  $Y_0$ ,  $Y_1$ ,  $Y_2$ ,  $Y_3$ ,  $Y_4$ ,  $Y_5$ ,  $Y_6$ , and  $Y_7$ , 3 selection lines, i.e.,  $S_0$ ,  $S_1$  and  $S_2$  and single input, i.e.,  $A$ . On the basis of the combination of inputs which are present at the selection lines  $S^0$ ,  $S^1$  and  $S^2$ , the input will be connected to one of these outputs. The block diagram and the truth table of the  $1 \times 8$  de-multiplexer is given below.

Block Diagram:

Truth Table:



The logical expression of the term  $Y$  is as follows:

$$Y_0 = S_0' \cdot S_1' \cdot S_2' \cdot A$$

$$Y_1 = S_0 \cdot S_1' \cdot S_2' \cdot A$$

$$Y_2 = S_0' \cdot S_1 \cdot S_2' \cdot A$$

$$Y_3 = S_0 \cdot S_1 \cdot S_2' \cdot A$$


$$Y_4 = S_0' \cdot S_1' \cdot S_2 \cdot A$$

$$Y_5 = S_0 \cdot S_1' \cdot S_2 \cdot A$$

$$Y_6 = S_0' \cdot S_1 \cdot S_2 \cdot A$$

$$Y_7 = S_0 \cdot S_1 \cdot S_2 \cdot A$$

Logical circuit of the above expressions is given below:




**Verilog code:**

<b>1:2DEMUX</b>	<b>1:4DEMUX</b>	<b>1:8DEMUX</b>
<pre>moduledemux12_BM(S0,A,Y);   inputA,S0;   wireA,S0;   output[1:0]Y;   reg [1:0]Y; always@(AorS0) begin   case(S0)     1'b0:Y={A,1'b0};     default:Y={1'b0,A};   endcase end endmodule</pre>	<pre>module one_four_demux_BM(S,A,Y); input A; wire A; input[1:0]S; wire[1:0]S; output[3:0]Y; reg[3:0]Y; always@(AorS)begin   case(S)     1'b00:Y={A,3'b000};     1'b01:Y={1'b0,A,2'b00};     1'b10:Y={2'b00,A,1'b0};     default:Y={3'b000,A};   endcase end endmodule</pre>	<pre>module one_eight_demux_BM(S,A,Y); input A; wire A; input[2:0]S; wire[2:0]S; output[7:0]Y; reg[7:0]Y; always@(AorS) begin   case(S)     0:Y={A,7'b0000000};     1:Y={1'b0,A,6'b000000};     2:Y={2'b00,A,5'b00000};     3:Y={3'b000,A,4'b0000};     4:Y={4'b0000,A,3'b000};     5:Y={5'b00000,A,2'b00};     6:Y={6'b000000,A,1'b0};     default:Y={7'b0000000,A};   endcase end endmodule</pre>

**Verilog Test bench code:**

<b>1:2DEMUX</b>	<b>1:4DEMUX</b>	<b>1:8DEMUX</b>
<pre>moduledemux12_BM_tb;   reg S0;   reg A;   wire [1:0] Y; demux12_BMuut (   .S0(S0),   .A(A),   .Y(Y)); Initial begin   S0=0;A=1; #100;   S0=1;A=1; #100; end endmodule</pre>	<pre>module one_four_demux_BMtb;   reg[1:0]S;   reg A;   wire [3:0] Y; one_four_demux_BMuut(   .S(S),   .A(A),   .Y(Y)); Initial begin   S=0;A=1; #100;   S=1;A=1; #100;   S=2;A=1; #100;   S=3;A=1; #100; end endmodule</pre>	<pre>module one_eight_demux_BMtb;   reg[2:0]S;   reg A;   wire [7:0] Y; one_eight_demux_BMuut(   .S(S),   .A(A),   .Y(Y)); Initial begin   S=0;A=1; #100;   S=1;A=1; #100;   S=2;A=1; #100;   S=3;A=1; #100;   S=4;A=1; #100;   S=5;A=1; #100;   S=6;A=1; #100;   S=7;A=1; #100; end endmodule</pre>

## Simulation Output:

**1:2 DEMUX****1:4 DEMUX****1:8 DEMUX**

## Results & conclusions:

The Verilog code for Different types of De-multiplexer like 1:2, 1:4 and 1:8 is simulated and verified.

## EXPERIMENT NO-08

### Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D

**Aim:** To design and simulate Verilog modules for three different types of flip-flops(SR,JK, and D) using behavioral modeling. The program should demonstrate the functionality and behavior of these flip-flops under various input conditions.



#### **Objectives:**


- Implement Verilog modules for SR,JK, and D flip-flops using behavioral modeling. Develop a testbench to simulate the behavior of the implemented flip-flops.
- Apply different input conditions to the flip-flops in the testbench to observe their responses.
- Verify that the flip-flops exhibit the expected sequential logic behavior, such as state changes and toggling.

#### **Theory:**

Flip-flops are synchronous bitable devices. The term synchronous means the output changes state only when the clock input is triggered. That is, changes in the output occur in synchronization with the clock. A flip-flop circuit has two outputs, one for the normal value and one for the complement value of the stored bit. Since memory element in sequential circuits are usually flip-flops, it is worth summarizing the behavior of various flip-flop types before proceeding further. Flip-flops can be divided into four basic types: SR, JK, D and T. They differ in the number of inputs and in their response invoked by different values of input signals. The four types of flip-flops are defined in the Table 8.1. Each of these flip-flops can be uniquely described by its graphical symbol, its characteristic is tabulated, its characteristic equation or excitation table. All flip-flops have output signals Q and Q'.

**Table 8.1: Flip-flops and their properties**

Flip-Flop Name	Flip-Flop Symbol	Characteristic Table	Characteristic Equation	Excitation Table																																						
SR		<table border="1"> <thead> <tr> <th>S</th><th>R</th><th>Q(next)</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>Q</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>?</td></tr> </tbody> </table>	S	R	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	?	$Q(\text{next}) = S + R'Q$ $SR = 0$	<table border="1"> <thead> <tr> <th>Q</th><th>Q(next)</th><th>S</th><th>R</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>X</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>0</td></tr> </tbody> </table>				Q	Q(next)	S	R	0	0	0	X	0	1	1	0	1	0	0	1	1	1	X	0
S	R	Q(next)																																								
0	0	Q																																								
0	1	0																																								
1	0	1																																								
1	1	?																																								
Q	Q(next)	S	R																																							
0	0	0	X																																							
0	1	1	0																																							
1	0	0	1																																							
1	1	X	0																																							
JK		<table border="1"> <thead> <tr> <th>J</th><th>K</th><th>Q(next)</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>Q</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>Q'</td></tr> </tbody> </table>	J	K	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	Q'	$Q(\text{next}) = JQ' + K'Q$	<table border="1"> <thead> <tr> <th>Q</th><th>Q(next)</th><th>J</th><th>K</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>X</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td></tr> <tr><td>1</td><td>0</td><td>X</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>0</td></tr> </tbody> </table>				Q	Q(next)	J	K	0	0	0	X	0	1	1	X	1	0	X	1	1	1	X	0
J	K	Q(next)																																								
0	0	Q																																								
0	1	0																																								
1	0	1																																								
1	1	Q'																																								
Q	Q(next)	J	K																																							
0	0	0	X																																							
0	1	1	X																																							
1	0	X	1																																							
1	1	X	0																																							

D		<table border="1"> <thead> <tr> <th>D</th><th>Q(next)</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td></tr> </tbody> </table>	D	Q(next)	0	0	1	1	Q(next) = D	Q	Q(next)	D
D	Q(next)											
0	0											
1	1											
0			0	0	0							
0			0	1	1							
1			1	0	0							
1			1	1	1							


Logic diagram

Figure 8.1: SR(a) NOR Gate latch(b) Symbol




Figure 8.2:D-FlipFlop




Figure 8.3:JKFlipFlop


Graphs

Figure 8.4:Timing diagram of SR Flip-Flop




Figure 8.5: Timing diagram of JK Flip-Flop




Figure 8.6: Timing diagram of D Flip-Flop

**Verilog code:**

1.SR Flip-Flop	2.JK FlipFlop	3.D FlipFlop
<pre>module srlax(     input wire S,     input wire R,     input output reg Q,     output wire Q_bar ); always@(S,R)begin if (S &amp;&amp; ~R)     Q &lt;=1'b1; elseif(~S&amp;&amp; R)     Q &lt;=1'b0; elseif(S==0&amp;&amp;R==0)     Q &lt;= Q; elseif(S==1&amp;&amp;R==1)     Q &lt;=1'bz; End assignQ_bar=~Q; endmodule</pre>	<pre>moduleJK_FF(     input wire j,     Input wire k,     Output reg Q,     Output wire Q_bar ); always@(j,k)begin if(j&amp;&amp;~k)     Q &lt;=1'b1; elseif(~j&amp;&amp;k)     Q &lt;=1'b0; elseif(j==0&amp;&amp; k==0)     Q &lt;=Q; elseif(j==1 &amp;&amp; k==1)     Q &lt;=!Q; End assignQ_bar=~Q; endmodule</pre>	<pre>moduleD_FF(     Input wire D,     Output reg Q,     Output wire Q_bar ); ); always@(D)begin if(D==0)     Q &lt;=0; else     Q &lt;=1; end Assign Q_bar=~Q; endmodule</pre>

**Verilog Test bench code:**


1.SRFlip-Flop:	2.JK FlipFlop	3.DFlipFlop
<pre>Module srlax_tb; reg S; reg R; wire Q; wire Q_bar; srlax uut (     .S(S),.R(R),     .Q(Q),.Q_bar(Q_bar)); initial begin S=0;R =0; #100; S=1;R =0; #100; S=0;R =1; #100; S=1;R =1; #100; end endmodule</pre>	<pre>Module JK_FF_tb; reg J; reg K; wire Q; wire Q_bar; JK_FFUut (     .J(J),.K(K),     .Q(Q),.Q_bar(Q_bar)); initial begin J=0;K=0;#100; J=1;K=0; #100; J =0;K=1;#100; J=1;K=1; #100; end endmodule</pre>	<pre>Module D_FF_tb; reg D; wire Q; wire Q_bar; D_FF uut (     .D(D),     .Q(Q),.Q_bar(Q_bar)); initial begin D=0; #100; D=1; #100; end endmodule</pre>

## **Simulation Output:**


### **1. SR Flip-Flop**



### **2. JKFlip Flop**



### **3. D Flip Flop:-**



## **Results & conclusions:**

The Verilog code for Different types various types of Flip-Flops such as SR, JK and D.is simulated and verified