# ECE 550: Fundamentals of Computer Systems and Engineering

Instruction Set Architecture MIPS

ECE 550 (Hilton): ISA/MIPS

#### **Admin**

- Homework #2 Out now
  - Due October 2nd
  - VHDL part: more work than hwk1
- Reading
  - Chapter 2

ECE 550 (Hilton): ISA/MIPS

2

#### Last time...

• Who can remind us what we did last time?

ECE 550 (Hilton): ISA/MIPS

3

#### Last time...

- · Who can remind us what we did last time?
  - Finite State Machines
  - Division

ECE 550 (Hilton): ISA/MIPS

4

# Now: Moving to software

- C is pretty low level
  - Most of you: in 551, can program in C
    - Others: assume you know programming, pointers, etc.
  - But compiled into **assembly**...
- · Lower level programming
  - What does assembly look like?
  - How does software communicate with hardware?
  - What variations can there be?
  - Advantages/disadvantages?

# **Assembly**

- Assembly programming:
  - 1 (sometimes two) machine instructions at a time
  - Still in "human readable form"
    - add r1, r2, r3
  - Much "lower level" than any other programming
    - Limited number of **registers** vs unlimited variables
    - Flat scope
      - (who can remind us what scope is? Hint: not mouthwash)

ECE 550 (Hilton): ISA/MIPS

ECE 550 (Hilton): ISA/MIPS

#### Registers

- Two places processors can store data
  - Registers (saw these---sort of):
    - · In processor
    - Few of them (e.g., 32)
    - Fast (more on this much later in semester)
  - Memory (later):
    - · Outside of processor
    - Huge (e.g., 4GB)
    - Slow (generally about 100—200x slower than registers, more later)
- For now: think of registers like "variables"
  - But only 32 of them
  - E.g., r1 = r2 + r3 much like x = y + z

ECE 550 (Hilton): ISA/MIPS

/

# Assembly too high level for machine

- Human readable is not (easily) machine executable
  - add r1, r2, r3
- Instructions are numbers too!
  - Bit fields (like FP numbers)
- Instruction Format
  - Establishes a mapping from "instruction" to binary values
  - Which bit positions correspond to which parts of the instruction (operation, operands, etc.)
- Assembler does this translation
  - · Humans don't typically need to write raw bits

ECE 550 (Hilton): ISA/MIPS

8

# What Must be Specified?

- Instruction "opcode"
  - What should this operation do? (add, subtract,...)
- · Location of operands and result
  - Registers (which ones?)
  - Memory (what address?)
  - Immediates (what value?)
- Data type and Size
  - Usually included in opcode
  - E.g., signed vs unsigned int (if it matters)
- · What instruction comes next?
  - Sequentially next instruction, or jump elsewhere

ECE 550 (Hilton): ISA/MIPS

9

#### The ISA


- Instruction Set Architecture (ISA)
  - Contract between hardware and software
  - Specifies everything hardware and software need to agree on
    - · Instruction encoding and effects
    - Memory endian-ness
    - (lots of other things that won't make sense yet)
- · Many different ISAs
  - x86 and x86\_64 (Intel and AMD)
  - POWER (IBM)
  - MIPS
  - ARM
  - SPARC (Oracle)

ECE 550 (Hilton): ISA/MIPS

10

#### Our focus: MIPS

- We will work with MIPS
  - x86 is ugly (x86\_64 is less ugly, but still nasty)
  - MIPS is relatively "clean"
    - More on this in a minute



#### ISAs: RISC vs CISC

- Two broad categories of ISAs:
  - Complex Instruction Set Computing
    - Came first, days when people always directly wrote assembly
    - Big complex instructions
  - · Reduced Instruction Set Computing
    - Goal: make hardware simple and fast
    - Write in high level language, let compiler do the dirty work
      - · Rely on compiler to optimize for you
- · Note:
  - · Sometimes fuzzy: ISAs may have some features of each
  - Common mis-conception: not about how many different insns!

ECE 550 (Hilton): ISA/MIPS 13

#### ISAs: RISC vs CISC

#### Reduced Instruction Set Computing

- Simple, fixed length instruction encoding
- Few memory addressing modes
- · Instructions have one effect
- "Many" registers (e.g., 32)
- Three-operand arithmetic (dest = src1 op src2)
- Load-store ISA

ECE 550 (Hilton): ISA/MIPS

14

#### ISAs: RISC vs CISC

- Complex Instruction Set Computing
  - Variable length instruction encoding (sometimes quite complex)
  - Many addressing modes, some quite complex
  - Side-effecting and/or complex instructions
  - Few registers (e.g., 8)
  - · Various operand models
    - Stack
    - Two-operand (dest = src op dest)
    - · Implicit operands
  - · Can operate directly on memory
    - Register = Memory op Register
    - Memory = Memory op Register
    - Memory = Memory op Memory

ECE 550 (Hilton): ISA/MIPS

15

#### **Addressing Modes**

- · Memory location: how to specify address
  - Simple (RISCy)
    - Register + Immediate (e.g., address = r4 + 16)
    - Register + Register (e.g., address= r4 + r7)

ECE 550 (Hilton): ISA/MIPS

16

18

# **Memory Addressing Modes**

- · Memory location: how to specify address
  - Simple (RISCy)
    - Register + Immediate (e.g., address = r4 + 16)
    - Register + Register (e.g., address= r4 + r7)
  - Complex (CISCy)

0x1234500)

- Auto-increment (e.g., address = r4; r4 = r4 + 4;) • Scaled Index (e.g., address = r4 + (r2 << 2) +
- Memory indirect (e.g., address = memory[r4])

Load-Store ISA

- Load-store ISA:
  - Specific instructions (loads/stores) to access memory
    - Loads read memory (and **only** read memory)
    - Stores write memory (and **only** write memory)
- · Contrast with
  - General memory operands (r4 = mem[r5] + r3)
  - Memory/memory operations: mem[r4] = mem[r5] + r3

ECE 550 (Hilton): ISA/MIPS 17

ECE 550 (Hilton): ISA/MIPS

# Stored Program Computer

- Instructions: a fixed set of built-in operations
- Instructions and data are stored in memory
  - Allows general purpose computation!
- Fetch-Execute Cycle


while (!done)

fetch instruction

execute instruction

- · Effectively what hardware does
- This is what the SPIM Simulator does

ECE 550 (Hilton): ISA/MIPS



#### · Instruction Fetch: Instruction Fetch Read instruction bits from memory · Decode: Instruction Figure out what those bits mean Decode • Operand Fetch: Read registers (+ mem to get sources) Fetch Execute: Execute Do the actual operation (e.g., add the #s) Result Result Store: Write result to register or memory Next Next Instruction: Instruction Figure out mem addr of next insn, repeat ECE 550 (Hilton): ISA/MIPS

How are Instructions Executed?

#### More Details on Execution?

- · Previous slides high level overview
  - · Called von Neumann model
  - John von Neumann: Eniac
- · More details: How hardware works
  - Late September
- Now, diving into assembly programming/MIPS

ECE 550 (Hilton): ISA/MIPS

21

# **Assembly Programming**

- How do you write an assembly program?
- How do you write a program (in general)?

ECE 550 (Hilton): ISA/MIPS

22

**Develop Algorithm** 

In (Familiar) Higher Level Language

24

# 5 Step Plan (ECE 551)

- 5 Steps to write any program:
  - 1. Work an example yourself
  - 2. Write down what you did
  - 3. Generalize steps from 2
  - 4. Test generalized steps on different example
  - 5. Translate generalized steps to code


How to Write a Program


- How I teach programming:
  - Work an example yourself
  - 2. Write down what you did
  - 3. Generalize steps from 2
  - 4. Test generalized steps on different example
  - 5. Translate generalized steps to code

Then translate to lower level language

ECE 550 (Hilton): ISA/MIPS 23

ECE 550 (Hilton): ISA/MIPS





# Simplest Operations We Might Want?

• What is the simplest computation we might do?

ECE 550 (Hilton): ISA/MIPS

27

29

# Simplest Operations We Might Want?

- What is the simplest computation we might do?
  - · Add two numbers:

x = a + b;

ECE 550 (Hilton): ISA/MIPS

28

# Simplest Operations We Might Want?

- What is the simplest computation we might do?
  - Add two numbers:

x = a + b; add \$r1, \$r2, \$r3

"Add r2 + r3, and store it in r1"

Note: when writing assembly, basically pick reg for a, reg for b, reg for  ${\sf x}$ 

Not enough regs for all variables? We'll talk about that later...

ECE 550 (Hilton): ISA/MIPS

Recall: registersFast

In CPU Directly compute on them

• 31 x 32-bit GPRs (R0 = 0)

**MIPS Integer Registers** 


• Also FP registers

A few special purpose regs too


• PC = Address of next insn


ECE 550 (Hilton): ISA/MIPS


ecutir	ng Add		
		Register	Value
Address	To a boson billion	R0	0000 0000
adress	Instruction	R1	1234 5678
1000	add \$r8, \$r4, \$r6	R2	C001 D00D
1004		R3	1BAD F00D
	add \$r5, \$r8, \$r7	R4	9999 9999
1008	add \$r6, \$r6, \$r6	R5	ABAB ABAB
100C		R6	0000 0001
1010		R7	0000 0002
		R8	0000 0000
		R9	0000 0000
		R10	0000 0000
PC tells us	where to execute next	R11	0000 0000
		R12	0000 0000
		PC	0000 1000
550 (Hilton): I	SA/MIPS		





xecutir	ng Add			
			Register	Value
Address	To a bound by an		R0	0000 0000
Address	Instruction		R1	1234 5678
1000	add \$ <b>r8</b> , \$r4, \$r6		R2	C001 D00D
1004	add \$r5, \$r8, \$r7		R3	1BAD F00D
			R4	9999 9999
1008	add \$r6, \$r6, \$r6		R5	ABAB ABAB
100C			R6	0000 0001
1010			R7	0000 0002
			R8	9999 999A
Add writes	its result to its destination re	eaister	R9	0000 0000
		3	R10	0000 0000
			R11	0000 0000
			R12	0000 0000
			PC	0000 1000
CE 550 (Hilton): I	SA/MIPS			























#### Other Similar Instructions

- sub \$rDest, \$rSrc1, \$rSrc2
- mul \$rDest, \$rSrc1, \$rSrc2 (pseudo-insn)
- div \$rDest, \$rSrc1, \$rSrc2 (pseudo-insn)
- and \$rDest, \$rSrc1, \$rSrc2
- or \$rDest, \$rSrc1, \$rSrc2
- xor \$rDest, \$rSrc1, \$rSrc2
- ..
- End of Appendix B: listing of all instructions
  - Good reference, don't need to read every insn
  - Will provide insn reference on tests

ECE 550 (Hilton): ISA/MIPS

43

#### **Pseudo Instructions**

- Some "instructions" are pseudo-instructions
  - Actually assemble into 2 instructions:
- mul \$r1, \$r2, \$r3 is really
  - mul \$r2, \$r3
  - mflo \$r1
- mul takes two srcs, writes special regs lo and hi
- mflo moves from lo into dst reg

ECE 550 (Hilton): ISA/MIPS

44

#### What if I want to add a constant?

- · Suppose I need to do
  - x = x + 1
  - Idea one: Put 1 in a register, use add
    - Problem: How to put 1 in a register?
  - Idea two: Have instruction that adds an immediate
    - Note: also solves problem in idea one

ECE 550 (Hilton): ISA/MIPS

45

#### I-Type <op> rt, rs, immediate

• Immediate: 16 bit value

Add Immediate Example addi \$1, \$2, 100

 op
 rs
 rt
 imm

 001000
 00010
 00001
 00000 0000 01

ECE 550 (Hilton): ISA/MIPS

46

# Using addi to put a const in register

- Can use addi to put a constant into a register:
  - x = 42;
  - Can be done with
  - addi \$r7, \$r0, 42
  - Because \$r0 is always 0.
- Common enough it has its own pseudo-insn:
  - li \$r7, 42
  - Stands for load immediate, works for 16-bit immediate

# Many insns have Immediate Forms

- Add is not the only one with an immediate form
  - andi, ori, xori,sll,sr,sra,...
- No subi
  - Why not?
- No muli or divi
  - · Though some ISAs have them

ECE 550 (Hilton): ISA/MIPS 47

ECE 550 (Hilton): ISA/MIPS

#### Assembly programming something

• Consider the following C fragment:

- · Lets write assembly for it
  - First, need registers for our variables:
    - tempF = \$r3 • a = \$r4 • tempC = \$r5
  - Now, give it a try (use \$r6, \$r7,... as temps if you need)...

ECE 550 (Hilton): ISA/MIPS

49

#### **Accessing Memory**

- MIPS is a "load-store" ISA
  - Who can remind us what that means?

ECE 550 (Hilton): ISA/MIPS

50

# **Accessing Memory**

- MIPS is a "load-store" ISA
  - Who can remind us what that means?
  - · Only load and store insns access memory
  - (and that is all those isns do)
- Contrast to x86, which allows
  - add reg = (memory location) + reg
- Or even
  - add (memory location) = (memory location) + reg

ECE 550 (Hilton): ISA/MIPS

51

# I-Type <op> rt, rs, immediate • Load Word Example • Iw \$1, 100(\$2) # \$1 = Mem[\$2+100] I-type: Register-Immediate 31 2625 2120 1615 Op Rs Rt immediate Register Op rs immediate 100011 00001 00001 0000 0000 0110 0100

# I-Type <op> rt, rs, immediate • Store Word Example • sw\$1, 100(\$2) # Mem[\$2+100] = \$1 I-type: Register-Immediate Op Rs Rt immediate Register Register Property 100011 | 00010 | 0000 0000 0110 0100 | ECE 550 (Hilton): ISA/MIPS 53

# Data sizes / types

ECE 550 (Hilton): ISA/MIPS


- · Loads and Stores come in multiple sizes
  - Reflect different data types
- The w in lw/sw stands for "word" (= 32 bits)
  - Can also load bytes (8 bits), half words (16 bits)
  - Smaller sizes have signed/unsigned forms
  - See Appendix B for all variants

ECE 550 (Hilton): ISA/MIPS


#### C and assembly: loads/stores # in r1 int x int \* p # in r2 int \*\* q # in r3 x = \*p;lw \$r1, 0(\$r2) \*\*q = x;lw \$r4, 0(\$r3) sw \$r1, 0(\$r4) p = \*q;lw \$r2, 0(\$r3) p[4] = x;sw \$r1, 16(\$r2) ECE 550 (Hilton): ISA/MIPS

Address	Value	Register	Value
1000	1 + 4 0(+ 2)	R0	0000 0000
1000	lw \$r1, 0(\$r2)	R1	1234 5678
1004	lw \$r4, 4(\$r3)	R2	0000 8004
	1 7 (1 -7	R3	0000 8010
1008	sw \$r1, 8(\$r4)	R4	9999 9999
100C	h., d=2, 0(d=2)	R5	9999 999C
1000	lw \$r2, 0(\$r3)	R6	0000 0002
1010		R7	0000 0002
		R8	9999 999A
8000	F00D F00D	R9	0000 0000
3004	C001 D00D	R10	0000 0000
3008	1234 4321	R11	0000 0000
8010	4242 4242	R12	0000 0000
3014	0000 8000		
5014	0000 8000	PC	0000 1000

Address	Value	Register	Value
1000	1 + 4 0(+ 0)	R0	0000 0000
1000	lw \$r1, 0(\$r2)	R1	C001 D00D
1004	lw \$r4, 4(\$r3)	R2	0000 8004
	1 7 (1 -7	R3	0000 8010
1008	sw \$r1, 8(\$r4)	R4	9999 9999
1000	l 4-2 0(4-2)	R5	9999 999C
100C	lw \$r2, 0(\$r3)	R6	0000 0002
1010		R7	0000 0002
		R8	9999 999A
8000	F00D F00D	R9	0000 0000
8004	C001 D00D	R10	0000 0000
8008	1234 4321	R11	0000 0000
8010	4242 4242	R12	0000 0000
8014	0000 8000	•••	



Address	Value	Register	Value
1000	l	R0	0000 0000
1000	lw \$r1, 0(\$r2)	R1	C001 D00D
1004	lw \$r4, 4(\$r3)	R2	0000 8004
	1 7 (1 -7	R3	0000 8010
1008	sw \$r1, 8(\$r4)	R4	0008 0000
	1 + 2 0(+ 2)	R5	9999 999C
LOOC	lw \$r2, 0(\$r3)	R6	0000 0002
1010		R7	0000 0002
		R8	9999 999A
3000	F00D F00D	R9	0000 0000
3004	C001 D00D	R10	0000 0000
3008	C001 D00D	R11	0000 0000
3010	4242 4242	R12	0000 0000
3014	0000 8000	PC	0000 100C




#### Making control decision

• Control constructs—decide what to do next:

```
if (x == y) {
    ...
} else {
    ...
}
...
while (z < q) {
    ...
}</pre>
```

ECE 550 (Hilton): ISA/MIPS



#### The Program Counter (PC)

- Special register (PC) that points to instructions
- Contains memory address (like a pointer)
- Instruction fetch is
  - inst = mem[pc]
- So far, have fetched sequentially: PC= PC + 4
  - Assumes 4 byte insns
  - True for MIPS
  - X86: variable size (nasty)
- · May want to specify non-sequential fetch
  - Change PC in other ways

ECE 550 (Hilton): ISA/MIPS

62

# I-Type <op> rt, rs, immediate

- PC relative addressing
- Branch Not Equal Example
- bne \$1, \$2, 100 # If (\$1!= \$2) goto [PC+4+400]

ECE 550 (Hilton): ISA/MIPS

53

#### MIPS Compare and Branch

- Compare and Branch
  - beq rs, rt, offset
  - bne rs, rt, offset
- · Compare to zero and Branch
  - blez rs, offset
  - bgtz rs, offset
  - bltz rs, offset
  - bgez rs, offset
- Also pseudo-insns for unconditional branch (b)

ECE 550 (Hilton): ISA/MIPS

64

# MIPS jump, branch, compare

- Inequality to something other than 0: require 2 insns
  - Conditionally set reg, branch if not zero or if zero
- slt \$1,\$2,\$3 \$1=(\$2<\$3)?1:0
  - Compare less than; signed 2's comp.
- slti \$1,\$2,100 \$1 = (\$2 < 100) ? 1 : 0
  - Compare < constant; signed 2's comp.
- sltu \$1,\$2,\$3 \$1 = (\$2 < \$3) ? 1 : 0
  - Compare less than; unsigned
- sltiu \$1,\$2,100 \$1 = (\$2 < \$3) ? 1 : 0 \$1=0
  - Compare < constant; unsigned
- beqz \$1,100 if (\$1 == \$2) go to PC+4+400
  - Branch if equal to 0
- bnez \$1,100 if (\$1!= \$2) go to PC+4+400

65

# Signed v.s. Unsigned Comparison

- R1= 0...00 0000 0000 0000 0001
- R2= 0...00 0000 0000 0000 0010
- R3= 1...11 1111 1111 1111 1111
- After executing these instructions:
- slt r4,r2,r1
- slt r5,r3,r1
- sltu r6,r2,r1
- sltu r7,r3,r1
- What are values of registers r4 r7? Why?
- r4 = ; r5 = ; r6 = ; r7 = ;

ECE 550 (Hilton): ISA/MIPS

#### Signed v.s. Unsigned Comparison

- R1= 0...00 0000 0000 0000 0001
- R2= 0...00 0000 0000 0000 0010
- R3= 1...11 1111 1111 1111 1111
- After executing these instructions:
- slt r4,r2,r1
- slt r5,r3,r1
- sltu r6,r2,r1
- sltu r7,r3,r1
- What are values of registers r4 r7? Why?
- r4 = 0; r5 = 1; r6 = 0; r7 = 0;

ECE 550 (Hilton): ISA/MIPS

```
C and Assembly with branches
```

ECE 550 (Hilton): ISA/MIPS

60

#### Labels

```
• Counting insns?
```

- Error prone
- Tricky: pseudo-insns
- Un-maintainable

#### • Better: let assembler count

- Use a label
- Symbolic name for target
- Assembler computes offset

```
//assume x in r1
//assume y in r2
//assume z in r3
...
beq $r1,$r2, L_else
addi $r3, $r3, 2
b L_end
L_else:
addi $r3, $r3, -4
```

L\_end:

ECE 550 (Hilton): ISA/MIPS

69

# J-Type <op> immediate

- 16-bit imm limits to +/- 32K insns
- Usually fine, but sometimes need more...
- J-type insns provide long range, unconditional jump:

```
J-type: Jump / Call
```

```
31 2625 0
Op target
```

- · Specifies lowest 28 bits of PC
  - Upper 4 bits unchanged
  - Range: 64 Million instruction (256 MB)
- Can jump anywhere with jr \$reg (jump register)

ECE 550 (Hilton): ISA/MIPS

70

# Remember our F2C program fragment?

• Consider the following C fragment:

```
    int tempF = 87;
    int a = tempF - 32;
    a = a * 5;
    int tempC = a / 9;
    ii $r3, 87
    addi $r4, $r3, -32
    mul $r4, $r4, $r6
```

- li \$r6, 9
   If we were really doing this... div \$r5, \$r4, \$r6
  - We would write a function to convert f2c and call it

ECE 550 (Hilton): ISA/MIPS

71

# Remember our f2c fragment?

· Remember this?

If we were really writing this code, we would write a function

ECE 550 (Hilton): ISA/MIPS

#### More likely: a function

• Like this:

```
int f2c (int tempF) {
  int a = tempF - 32;
   a = a * 5;
  int tempC = a / 9;
   return tempC;
}
int tempC = f2c (87);
```

ECE 550 (Hilton): ISA/MIPS

#### Need a way to call f2c and return

- Call: Jump... but also remember where to go back
  - May be many calls to f2c() in the program
  - · Need some way to know where we were
  - Instruction for this jal
  - jal label
    - Store PC +4 into register \$31
    - Jump to label
- Return: Jump... back to wherever we were
  - Instruction for this jr
  - jr \$31
  - Jump back to address stored by jal in \$31

ECE 550 (Hilton): ISA/MIPS

# More likely: a function to convert

· Like this:

```
int f2c (int tempF) {
  int a = tempF - 32;
   a = a * 5;
   int tempC = a / 9;
   return tempC;
                            //jr $31
}
int tempC = f2c (87);
                            //jal f2c
```

• But that's not all...

ECE 550 (Hilton): ISA/MIPS

77

# More likely: a function to convert

Like this:

```
int f2c (int tempF) {
  int a = tempF - 32;
   a = a * 5;
   int tempC = a / 9;
   return tempC;
                            //jr $31
int tempC = f2c (87);
                            //jal f2c
```

• Need to pass 87 as argument to f2c

ECE 550 (Hilton): ISA/MIPS

# More likely: a function to convert

· Like this:

```
int f2c (int tempF) {
  int a = tempF - 32;
  a = a * 5;
  int tempC = a / 9;
   return tempC;
                            //jr $31
int tempC = f2c (87);
                            //jal f2c
```

• Need to return tempC to caller

FCF 550 (Hilton): ISA/MIPS

```
Like this:
 int f2c (int tempF) {
    int a = tempF - 32;
    a = a * 5;
    int tempC = a / 9;
    return tempC;
                              //jr $31
 int tempC = f2c (87);
                              //jal f2c
```

More likely: a function to convert

· Also, may want to use same registers in multiple functions

• What if f2c called something? Would re-use \$31 ECE 550 (Hilton): ISA/MIPS

#### **Calling Convention**

- All of these are reasons for a calling convention
  - Agreement of how registers are used
  - · Where arguments are passed, results returned
  - Who must save what if they want to use it
- Alternative: inter-procedural register allocation
  - More work for compiler
  - Only know one real compiler that does this

ECE 550 (Hilton): ISA/MIPS

#### **MIPS Register Naming Conventions** constant 0 Callee saves reserved for as return result Caller saves (continued) (can be used as temp) Argument passing reserved for OS 28 29 gp sp Global Pointer Stack pointer Caller saves 30 frame pointer Return Address ECE 550 (Hilton): ISA/MIPS 80

#### **Caller Saves**

- · Caller saves registers
  - If some code is about to call another function...
  - And it needs the value in a caller saves register (\$t0,\$t1...)
  - Then it has to save it on the **stack** before the call
  - And restore it after the call

ECE 550 (Hilton): ISA/MIPS

# Callee Saves

- · Callee saves registers
  - If some code wants to use a callee saves register (at all)
  - It has to save it to the stack before it uses it
  - And restore it before it returns to its caller
  - But, it can assume any function it calls will not change the register
    - Either won't use it, or will save/restore it

ECE 550 (Hilton): ISA/MIPS

#### More likely: a function to convert

```
int f2c (int tempF) {
                         f2c:
  int a = tempF - 32;
                          addi $t0, $a0, -32
   a = a * 5;
   int tempC = a / 9
   return tempC;
}
```

tempF is in \$a0 by calling convention

FCF 550 (Hilton): ISA/MIPS 83

#### More likely: a function to convert

```
int f2c (int tempF) {
                         f2c:
   int a = tempF - 32;
                         addi $t0, $a0, -32
   a = a * 5;
   int tempC = a / 9;
   return tempC;
```

We can use \$t0 for a temp (like a) without saving it

FCF 550 (Hilton): ISA/MIPS

#### More likely: a function to convert

```
int f2c (int tempF) {
   int a = tempF - 32;
   a = a * 5;
   int tempC = a / 9;
   return tempC;
}

f2c:
   addi $t0, $a0, -32
   li $t1, 5
   mul $t0, $t0, $t1
   li $t1, 9
   div $t2, $t0, $t1
```

ECE 550 (Hilton): ISA/MIPS

E 550 (Hilton): ISA/MIPS

#### More likely: a function to convert

```
int f2c (int tempF) {
   int a = tempF - 32;
   a = a * 5;
   int tempC = a / 9;
   return tempC;
}

mul $t0, $t0, $t1
   return tempC;
}

div $t2, $t0, $t1
   addi $v0, $t2, 0
   jr $ra
```

ECE 550 (Hilton): ISA/MIPS

lton): ISA/MIPS 86

#### More likely: a function to convert

ECE 550 (Hilton): ISA/MIPS

FCF 550 (Hilton): ISA/MIPS

50 (Hilton): ISA/MIPS

#### More likely: a function to convert

```
int f2c (int tempF) {
                         f2c:
  int a = tempF - 32;
                          addi $t0, $a0, -32
   a = a * 5;
                          li $t1, 5
  int tempC = a / 9;
                          mul $t0, $t0, $t1
   return tempC;
                          li $t1, 9
}
                          div $t2, $t0, $t1
                          addi $v0, $t2, 0
. . .
                          jr $ra
int tempC = f2c(87)
                          addi $a0, $r0, 87
```

ECE 550 (Hilton): ISA/MIPS

More likely: a function to convert

```
int f2c (int tempF) {
                         f2c:
  int a = tempF - 32;
                          addi $t0, $a0, -32
  a = a * 5;
                          li $t1, 5
  int tempC = a / 9;
                          mul $t0, $t0, $t1
   return tempC;
                          li $t1, 9
}
                          div $t2, $t0, $t1
                          addi $v0, $t2, 0
. . .
. . .
                          jr $ra
int tempC = f2c(87)
                          addi $a0, $r0, 87
                          jal f2c
```

#### More likely: a function to convert

```
int f2c (int tempF) {
                         f2c:
  int a = tempF - 32;
                          addi $t0, $a0, -32
   a = a * 5;
                          li $t1, 5
   int tempC = a / 9;
                          mul $t0, $t0, $t1
   return tempC;
                          li $t1, 9
}
                          div $t2, $t0, $t1
                          addi $v0, $t2, 0
. . .
                          jr $ra
int tempC = f2c(87)
                          addi $a0, $r0, 87
                          jal f2c
                          addi $t0, $v0, 0
```

ECE 550 (Hilton): ISA/MIPS

#### What it would take to make SPIM

```
.qlobl f2c
                     # f2c can be called from any file
                     # entry point of function
      .ent f2c
                     # goes in "text" region
      .text
  f2c·
                        (remember memory picture?)
   addi $t0, $a0, -32
   li $t1, 5
   mul $t0, $t0, $t1
   li $t1, 9
   div $t2, $t0, $t1
   addi $v0, $t2, 0
   jr $ra
      .end f2c
                      # end of this function
FCF 550 (Hilton): ISA/MIPS
```


#### Assembly Language (cont.)

- Directives: tell the assembler what to do...
- Format "."<string> [arg1], [arg2] ...
- Examples
  - .data [address] # start a data segment.
  - # [optional begining address]
  - .text [address] # start a code segment.
  - .align n # align segment on 2n byte boundary.
  - .ascii <string> # store a string in memory.
  - .asciiz <string> # store a null terminated string in memory
  - .word w1, w2, . . . , wn # store n words in memory.

ECE 550 (Hilton): ISA/MIPS 92

#### The Stack

- May need to use the stack for...
  - Local variables whose address is taken
    - (Can't have "address of register")
  - · Saving registers
    - · Across calls
    - Spilling variables (not enough regs)
  - Passing more than 4 arguments



95

ECE 550 (Hilton): ISA/MIPS


#### Stack Layout

- Stack is in memory:
  - Use loads and stores to access
  - But what address to load/store?
- Two registers for stack:
  - Stack pointer (\$sp): Points at end (bottom) of stack
  - Frame pointer (\$fp): Points at top of current stack frame

ECE 550 (Hilton): ISA/MIPS

Calling Procedure

# Call-Return Linkage: Stack Frames



FCF 550 (Hilton): ISA/MIPS

• Step-2: Save caller-saved registers

• Step-1: Setup the arguments:

MIPS/GCC Procedure Calling

• Save registers \$t0-\$t9 if they contain live values at the call site.

• The first four arguments (arg0-arg3) are passed in registers \$a0-\$a3

- Step-3: Execute a jal instruction.
- Step-4: Cleanup stack (if more than 4 args)

• Remaining arguments are pushed onto the stack

(in reverse order arg5 is at the top of the stack).

FCF 550 (Hilton): ISA/MIPS 96

#### MIPS/GCC Procedure Calling

- · Called Routine (if any frame is needed)
- Step-1: Establish stack frame.
  - Subtract the frame size from the stack pointer. subiu \$sp, \$sp, <frame-size>
  - Typically, minimum frame size is 32 bytes (8 words).
- Step-2: Save callee saved registers in the frame.
  - Register \$fp is always saved.
  - Register \$ra is saved if routine makes a call.
  - Registers \$s0-\$s7 are saved if they are used.
- Step-3: Establish Frame pointer
  - Add the stack <frame size> 4 to the address in \$sp addiu \$fp, \$sp, <frame-size> 4

ECE 550 (Hilton): ISA/MIPS

## MIPS/GCC Procedure Calling

- · On return from a call
- Step-1: Put returned values in registers \$v0, [\$v1]. (if values are returned)
- Step-2: Restore callee-saved registers.
  - Restore \$fp and other saved registers. [\$ra, \$s0 \$s7]
- Step-3: Pop the stack
  - Add the frame size to \$sp. addiu \$sp, \$sp, <frame-size>
- Step-4: Return
  - Jump to the address in \$ra.

jr \$ra


ECE 550 (Hilton): ISA/MIPS

97

Addr	Instruction	Reg	Value	A data	Value
1000 1004 1008 100C	subiu \$sp, \$sp, 16 sw \$fp, 0(\$sp) sw \$ra, 4(\$sp) sw \$s0, 8(\$sp)	\$r0 \$at \$v0 \$v1	0000 0000 0000 0000 4242 4242 0000 8010	FFF0 FFEC FFE8	0001 0070 1234 5678 9999 9999
1018	addiu \$fp, \$sp, 12 add \$s0, \$a0, \$a1 jal 4200 add \$t0, \$v0, \$s0	\$a0 \$a1 \$a2	0000 0010 0000 1234 5678 0001 0000 0002	FFE4 FFE0 FFDC FFD8	0000 2568 0001 0040
1020 1024 1028	lw \$v0, 4(\$t0) lw \$s0, -4(\$fp) lw \$ra, -8(\$fp)	\$a3 \$t0 \$t1	0000 0007 9999 999A 0000 0000	FFD4 FFD0 FFCC	
1030	lw \$fp, -12(\$fp) addiu \$sp, \$sp, 16 jr \$ra	\$s0 \$sp \$fp	0042 0420 0000 FFE0 0000 FFF0	FFC8 FFC4 FFC0 FFBC	
Just di	d jal 1000	\$ra PC	0000 2348 0000 1000	FFBC	

	ution examp			VICIT I	ıuı	1103
	Instruction	Reg	Value		Addr	Value
	subiu \$sp, \$sp, 16	\$r0	0000 0000		FF0	0001 0070
1004	sw \$fp, 0(\$sp)	\$at	0000 0000		FEC	1234 5678
	sw \$ra, 4(\$sp)	\$v0	4242 4242		FE8	9999 9999
	sw \$s0, 8(\$sp)	\$v1	0000 8010		FF4	0000 2568
	addiu \$fp, \$sp, 12	\$a0	0000 1234		FF0	0000 2000
	add \$s0, \$a0, \$a1	\$a1	5678 0001		FDC	0001 00 10
1018	jal 4200	\$a2	0000 0001		FD8	
101C	add \$t0, \$v0, \$s0				FD4	
1020	lw \$v0, 4(\$t0)	\$a3	0000 0007		FD0	
1024	lw \$s0, -4(\$fp)	\$t0	9999 999A	-	FCC	
1028	lw \$ra, -8(\$fp)	\$t1	0000 0000		FC8	
102C	lw \$fp, -12(\$fp)	\$s0	0042 0420			
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFE0	-	FC4 FC0	
1034	ir \$ra	\$fp	0000 FFF0			
Sen Sf	o still describe callers	\$ra	0000 2348	ı	FBC	
frame	5 3till describe callers	PC	0000 1000			


Exec	ution examp	le: (	Calling	with	frar	nes
Addr	Instruction	Reg	Value			
1000	subiu \$sp, \$sp, 16	\$r0	0000 0000			Value
1004	sw \$fp, 0(\$sp)	\$at	0000 0000		FFF0	0001 0070
1008	sw \$ra, 4(\$sp)	\$v0	4242 4242		FFEC FFE8	1234 5678 9999 9999
100C	sw \$s0, 8(\$sp)	\$v1	0000 8010		FFE4	0000 2568
1010	addiu \$fp, \$sp, 12	\$a0	0000 1234		FFE0	0000 2308
1014	add \$s0, \$a0, \$a1	\$a1	5678 0001		FFDC	0001 0040
1018	jal 4200	\$a2	0000 0002		FFD8	
101C		\$a3	0000 0002		FFD4	
1020	lw \$v0, 4(\$t0)		9999 999A	'	FFD0	
1024	lw \$s0, -4(\$fp)	\$t0			FFCC	
	lw \$ra, -8(\$fp)	\$t1	0000 0000		FFC8	
102C	lw \$fp, -12(\$fp)	\$s0	0042 0420		FFC4	
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFD0		FFC0	
1034	jr \$ra	\$fp	0000 FFF0		FFBC	
Allocat	te space on stack	\$ra	0000 2348		20	
		PC	0000 1004			
ECE 550 (H	Hilton): ISA/MIPS					101




		ution examp	Reg	Value		
	1000	subiu \$sp, \$sp, 16	\$r0	0000 0000		Value
	1004	sw \$fp, 0(\$sp)	\$at	0000 0000	FFF0	0001 0070
	1008	sw \$ra, 4(\$sp)	\$v0	4242 4242	FFFC FFF8	1234 5678 9999 9999
,	100C	sw \$s0, 8(\$sp)	\$v1	0000 8010	FFF4	0000 2568
	1010	addiu \$fp, \$sp, 12	\$a0	0000 1234	FFE0	0001 0040
	1014	add \$s0, \$a0, \$a1	\$a1	5678 0001	FFDC	
	1018	jal 4200		0000 0002	FFD8	
		add \$t0, \$v0, \$s0	\$a2		FFD4	0000 2348
	1020	lw \$v0, 4(\$t0)	\$a3	0000 0007	 FFD0	0000 FFF0
	1024	lw \$s0, -4(\$fp)	\$t0	9999 999A	FFCC	
	1028	lw \$ra, -8(\$fp)	\$t1	0000 0000	FFC8	
	102C	lw \$fp, -12(\$fp)	\$s0	0042 0420	FFC4	
	1030	addiu \$sp, \$sp, 16	\$sp	0000 FFD0	FFC0	
	1034	ir \$ra	\$fp	0000 FFF0	FFBC	
	Save \$	ra	\$ra	0000 2348		
			PC	0000 100C		

Addr	Instruction	Reg	Value		l. M-1
100C 1010 1014 1018 101C 1020 1024 1028 102C 1030	subiu \$sp, \$sp, 16 sw \$fp, 0(\$sp) sw \$ra, 4(\$sp) sw \$so, 8(\$sp) addiu \$fp, \$sp, 12 add \$s0, \$a0, \$a1 jal 4200 add \$t0, \$v0, \$s0 lw \$v0, 4(\$t0) lw \$s0, -4(\$fp) lw \$fp, -12(\$fp) addiu \$sp, \$sp, 16 ir \$ra	\$r0 \$at \$v0 \$v1 \$a0 \$a1 \$a2 \$a3 \$t0 \$t1 \$s0 \$sp	0000 0000 0000 0000 4242 4242 0000 8010 0000 1234 5678 0001 0000 0002 0000 0007 9999 999A 0000 0000 0042 0420 0000 FFDO	FFD FFC FFC FFC FFC FFC FFC FFC FFC FFC	1734 5678 8 9999 9999 0 0001 0040 6 0000 2344 0 0000 FFFC C 8
Save \$	s0 (caller saves)	\$ra PC	0000 2348 0000 1010		

E	xec	ution examp	l <u>e: C</u>	Calling v	with	frar	<u>nes</u>
	Addr	Instruction	Reg	Value		Addu	Value
	1000	subiu \$sp, \$sp, 16	\$r0	0000 0000		FFF0	0001 0070
	1004	sw \$fp, 0(\$sp)	\$at	0000 0000		FFEC	1234 5678
	1008	sw \$ra, 4(\$sp)	\$v0	4242 4242		FFF8	9999 9999
	100C	sw \$s0, 8(\$sp)	\$v1	0000 8010		FFE4	0000 2568
_	1010	addiu \$fp, \$sp, 12	\$a0	0000 1234		FFE0	0000 2300
	1014	add \$s0, \$a0, \$a1	\$a1	5678 0001		FFDC	0001 0040
	1018	jal 4200	\$a2	0000 0002		FFD8	0042 0420
	101C	add \$t0, \$v0, \$s0		0000 0002		FFD4	0000 2348
	1020	lw \$v0, 4(\$t0)	\$a3			FFD0	0000 2510 0000 FFF0
		lw \$s0, -4(\$fp)	\$t0	9999 999A		FFCC	00001110
	1028	lw \$ra, -8(\$fp)	\$t1	0000 0000		FFC8	
		lw \$fp, -12(\$fp)	\$s0	0042 0420		FFC4	
	1030	addiu \$sp, \$sp, 16	\$sp	0000 FFD0		FFC0	
	1034	ir \$ra	\$fp	0000 FFDC		FFBC	
	Setup S	§fp	\$ra	0000 2348		11.50	
		•	PC	0000 1014			
EC	Œ 550 (H	lilton): ISA/MIPS					105



Addr	Instruction	Reg	Value			
1000	subiu \$sp, \$sp, 16	\$r0	0000 0000			Value
1004	sw \$fp, 0(\$sp)	\$at	0000 0000		FFF0	0001 0070
1008	sw \$ra, 4(\$sp)	\$v0	4242 4242		FFEC	1234 5678
100C	sw \$s0, 8(\$sp)	\$v1	0000 8010		FFE8 FFE4	9999 9999 0000 2568
1010	addiu \$fp, \$sp, 12	\$a0	0000 1234		FFF0	0000 2300
-/	add \$s0, \$a0, \$a1	\$a1	5678 0001		FFDC	0001 0040
1018	jal 4200	\$a2	0000 0002		FFD8	0042 0420
101C		\$a3	0000 0002		FFD4	0000 2348
1020	lw \$v0, 4(\$t0)			'	FFD0	0000 2510 0000 FFF0
1024	1/	\$t0	9999 999A		FFCC	00001110
	lw \$ra, -8(\$fp)	\$t1	0000 0000		FFC8	
	lw \$fp, -12(\$fp)	\$s0	5678 1235		FFC4	
	addiu \$sp, \$sp, 16	\$sp	0000 FFD0		FFC0	
1034	ir \$ra	\$fp	0000 FFDC		FFBC	
Do so	me computation	\$ra	0000 2348			
		PC	0000 1018			



		ution examp	Reg	Value	VVICII	III	IICS
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1000 1004 1008 100C 1010 1014 1018 101C 1020 1024 1028 102C 1030 1034	subiu \$sp. \$sp. 16 sw \$fp. 0(\$sp) sw \$ra, 4(\$sp) sw \$s0, 8(\$sp) addiu \$fp, \$sp. 12 add \$s0, \$a0, \$a1 ial 4200 add \$t0, \$v0, \$s0 lw \$v0, 4(\$t0) lw \$s0, -4(\$fp) lw \$fp12(\$fp) addiu \$sp, \$sp, 16 ir \$ra notion can do what	\$r0 \$at \$v0 \$v1 \$a0 \$a1 \$a2 \$a3 \$t0 \$t1 \$s0 \$sp	0000 00000 ????? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ???? ????		Addr FFF0 FFEC FFE8 FFE4 FFE0 FFDC FFD8 FFD4 FFD0 FFCC FFC8 FFC4 FFC0 FFBC	Value 0001 0070 1234 5678 9999 9999 0000 2568 0001 0040 0042 0420 0000 2348 0000 FFF0
lt v	wants	to the regs as it computes	\$ra PC	???? ???? ???? ????	And ma		ack frame

Addr	ution examp	Reg	Value			
1000	subiu \$sp. \$sp. 16	\$r0	0000 0000			Value
1004	sw \$fp, 0(\$sp)	\$at	???? ????	•	FF0	0001 0070
1008	sw \$ra, 4(\$sp)	\$v0	8675 3090		FEC	1234 5678
100C	sw \$s0, 8(\$sp)		7777 7777		FE8	9999 9999
1010	addiu \$fp, \$sp, 12	\$v1			FE4	0000 2568
1014	add \$s0, \$a0, \$a1	\$a0	???? ????		FE0	0001 0040
1018	jal 4200	\$a1	???? ????		FDC	
101C	add \$t0, \$v0, \$s0	\$a2	???? ????	1 1	FD8	0042 0420
1020	lw \$v0, 4(\$t0)	\$a3	???? ????		FD4	0000 2348
1024	lw \$s0, -4(\$fp)	\$t0	???? ????	•	FD0	0000 FFF0
1028	lw \$ra, -8(\$fp)	\$t1	???? ????		FCC	
102C	lw \$fp, -12(\$fp)	\$s0	5678 1235		FC8	
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFD0		FC4	
1034	ir \$ra	\$fp	0000 FFDC		FC0	
	e it returns, it is	\$ra	0000 11 DC		FBC	
esponsib egisters	le for restoring certain	PC.	0000 101C	and \$s0		and \$fp,

<u>Execu</u>	ition examp	<u>e: C</u>	Calling v	<u>with</u>	<u>trar</u>	nes
Addr I	instruction	Reg	Value		Adde	Value
1000 s	subiu \$sp, \$sp, 16	\$r0	0000 0000		FFF0	0001 0070
1004 s	w \$fp, 0(\$sp)	\$at	???? ????		FFEC	1234 5678
	w \$ra, 4(\$sp)	\$v0	8675 3090		FFE8	9999 9999
	sw \$s0, 8(\$sp)	\$v1	???? ????		FFE4	0000 2568
	ddiu \$fp, \$sp, 12	\$a0	???? ????		FFE0	0001 0040
	add \$s0, \$a0, \$a1	\$a1	2222 2222		FFDC	0.00
	al 4200	\$a2	???? ????		FFD8	0042 0420
	add \$t0, \$v0, \$s0	\$a3	2222 2222		FFD4	0000 2348
	w \$v0, 4(\$t0)	\$t0	DCED 42C5		FFD0	0000 FFF0
	w \$s0, -4(\$fp) w \$ra, -8(\$fp)	\$t1	???? ????		FFCC	
	w \$fp, -12(\$fp)	\$s0	5678 1235		FFC8	
	addiu \$sp, \$sp, 16		0000 FFD0		FFC4	
	r \$ra	\$sp			FFC0	
Do some m	ore computation	\$fp	0000 FFDC		FFBC	
		\$ra	0000 101C			
		PC	0000 1020			
ECE 550 (Hilt	on): ISA/MIPS					111

ubiu \$sp, \$sp, 16 w \$fp, 0(\$sp)	\$r0	0000 0000		Addr	Value
ν \$fn ()(\$sn)		0000 0000		FFF0	0001 0070
1 4 D) 0 (43D)	\$at	???? ????		FFFC	1234 5678
w \$ra, 4(\$sp)	\$v0	0001 0002			9999 9999
w \$s0, 8(\$sp)		2222 2222			0000 2568
ddiu \$fp, \$sp, 12		2222 2222			0000 2300
					0001 00 10
				FFD8	0042 0420
				FFD4	0000 2348
				FFD0	0000 FFF0
				FFCC	
				FFC8	
				FFC4	
				FFC0	
ore computation				FFBC	
ot pictured)	\$ra	0000 101C			
	w \$s0, 8(\$sp) ddiu \$fp, \$sp, 12 dd \$s0, \$a0, \$a1 al 4200 dd \$t0, \$v0, \$s0 v \$v0, 4(\$t0) v \$s0, -4(\$fp) v \$ra, -8(\$fp) ddiu \$sp, \$sp, 16 s \$ra or computation of pictured)	w \$s0, 8(\$sp)	w \$50, 8(\$sp)     \$v0     0001 0002       ddiu \$fp, \$sp, 12     \$v1     ???? ????       dd \$50, \$a0, \$a1     \$a1     ???? ????       al 4200     \$a1     ???? ????       dd \$t0, \$v0, \$s0     \$a2     ???? ????       v \$v0, 4(\$t0)     \$a3     ???? ????       v \$s0, -4(\$fp)     \$t0     DCED 42C5       v \$fp, -12(\$fp)     \$s0     5678 1235       ddiu \$sp, \$sp, 16     \$sp     0000 FFD0       s \$fp     0000 FFDC	w \$50, 8(\$50)	w \$s0, 8(\$sp)       \$v0       0001 0002       FFE8         bdiu \$fp, \$sp, 12       \$v1       ???? ????       FFE4         bdd \$s0, \$a0, \$a1       \$a1       ???? ????       FFE9         ba 2       ???? ????       FFD0       FFD0       FFD8       FFD4       FFD4       FFD4       FFD4       FFD6       FFD6       FFD7       FFD7       FFD8       FFD8       FFD9       FFC8       FFC8       FFC8       FFC8       FFC8       FFC8       FFC8       FFC8       FFC9       FFC9 </td

Add	Instruction	Reg	Value		
1000 1010 1014 1018 1010 1020 1024 1028 1020 1030	sw \$fp, 0(\$sp) sw \$ra, 4(\$sp) sw \$ra, 4(\$sp) sw \$s0, 8(\$sp) addiu \$fp, \$sp, 12 add \$s0, \$a0, \$a1 jal 4200 add \$t0, \$v0, \$s0 lw \$v0, 4(\$t0) lw \$s0, -4(\$fp) lw \$ra, -8(\$fp) clw \$fp, -12(\$fp)	\$r0 \$at \$v0 \$v1 \$a0 \$a1 \$a2 \$a3 \$t0 \$t1 \$s0 \$sp	0000 0000 ???? ???? 0001 0002 ???? ???? ???? ???? ???? ???? ???? ???? DCED 42C5 ???? ???? 0042 0420 0000 FFD0 0000 FFDC	Addr FFF0 FFEC FFE8 FFE4 FFE0 FFDC FFD8 FFD4 FFD0 FFCC FFC8 FFC4 FFC0 FFC4 FFC0 FFBC	Value 0001 0070 1234 5678 9999 9999 0000 2568 0001 0040 0042 0420 0000 2348 0000 FFF0
		\$ra PC	0000 101C 0000 1028		

Addr	Instruction	Reg	Value		A alaba	Value
1000	subiu \$sp, \$sp, 16	\$r0	0000 0000		FFF0	0001 0070
1004	sw \$fp, 0(\$sp)	\$at	???? ????		FFFC	1234 5678
1008	sw \$ra, 4(\$sp)	\$v0	0001 0002		FFF8	9999 9999
100C	sw \$s0, 8(\$sp)	\$v1	2222 2222		FFF4	0000 2568
1010	addiu \$fp, \$sp, 12	\$a0	2222 2222		FFE0	0000 2308
1014	,,	\$a1	2222 2222		FFDC	0001 0040
1018	jal 4200	\$a2	7777 7777		FFD8	0042 0420
101C	add \$t0, \$v0, \$s0	\$a3	7777 7777		FFD4	0000 2348
1020	lw \$v0, 4(\$t0)			'	FFD0	0000 E510
1024	lw \$s0, -4(\$fp)	\$t0	DCED 42C5		FFCC	00001110
	lw \$ra, -8(\$fp)	\$t1	???? ????		FFC8	
102C	lw \$fp, -12(\$fp)	\$s0	0042 0420		FFC4	
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFD0		FFC0	
1034	ir \$ra egisters to return	\$fp	0000 FFDC		FFBC	
icotore i	ogiotoro to rotum	\$ra	0000 2348		1100	
		PC	0000 102C			

Addr	Instruction	Reg	Value			Value
1000 1004 1008	subiu \$sp, \$sp, 16 sw \$fp, 0(\$sp) sw \$ra, 4(\$sp)	\$r0 \$at \$v0	0000 0000 ???? ???? 0001 0002		FFF0 FFEC FFE8	0001 0070 1234 5678 9999 9999
100C 1010 1014	sw \$s0, 8(\$sp) addiu \$fp, \$sp, 12 add \$s0, \$a0, \$a1	\$v1 \$a0	???? ???? ???? ????		FFE4 FFE0	0000 2568 0001 0040
1018 101C	jal 4200	\$a1 \$a2	???? ????		FFD8 FFD4	0042 0420 0000 2348
1020 1024	lw \$v0, 4(\$t0) lw \$s0, -4(\$fp)	\$a3 \$t0	???? ???? DCED 42C5	'	FFD0 FFCC	0000 2346 0000 FFF0
1028 102C 1030	lw \$ra, -8(\$fp) lw \$fp, -12(\$fp) addiu \$sp, \$sp, 16	\$t1 \$s0	???? ???? 0042 0420 0000 FFD0		FFC8 FFC4	
	ir \$ra registers to return	\$sp \$fp \$ra	0000 FFF0 0000 2348		FFC0 FFBC	
		PC.	0000 2348			

Addr	Instruction	Reg	Value		a data	V-I
1000	subiu \$sp, \$sp, 16	\$r0	0000 0000			Value 0001 0070
1004	sw \$fp, 0(\$sp)	\$at	???? ????	•	FFO	1234 5678
1008	sw \$ra, 4(\$sp)	\$v0	0001 0002	10	FF8	120.007
100C	sw \$s0, 8(\$sp)	\$v1	???? ????		FE4	9999 9999
1010	addiu \$fp, \$sp, 12	\$a0	???? ????		FFO	0000 2300
1014	add \$s0, \$a0, \$a1	\$a1	2222 2222	•	FDC	0001 0040
1018	jal 4200	\$a2	7777 7777		FD8	0042 0420
101C	add \$t0, \$v0, \$s0				FD4	0000 2348
1020	lw \$v0, 4(\$t0)	\$a3	???? ????		FD0	0000 2540
1024	lw \$s0, -4(\$fp)	\$t0	DCED 42C5		FCC	00001110
1028	lw \$ra, -8(\$fp)	\$t1	???? ????		FC8	
102C	lw \$fp, -12(\$fp)	\$s0	0042 0420		FC4	
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFE0		FC0	
1034	ir \$ra egisters to return	\$fp	0000 FFF0		FBC	
(CStOTC TO	egisters to return	\$ra	0000 2348		IDC	
		PC	0000 1034			

Exec	ution examp	<u>le: C</u>	Calling v	with	frar	nes
Addr	Instruction	Reg	Value		Addu	Value
1000	subiu \$sp, \$sp, 16	\$r0	0000 0000		FFF0	0001 0070
1004	sw \$fp, 0(\$sp)	\$at	???? ????		FFEC	1234 5678
1008	sw \$ra, 4(\$sp)	\$v0	0001 0002		FFE8	9999 9999
	sw \$s0, 8(\$sp)	\$v1	???? ????		FFE4	0000 2568
1010	addiu \$fp, \$sp, 12	\$a0	???? ????		FFF0	0000 2300
	add \$s0, \$a0, \$a1	\$a1	???? ????		FFDC	0001 0010
1018	jal 4200	\$a2	???? ????		FFD8	0042 0420
101C	add \$t0, \$v0, \$s0	\$a3	???? ????		FFD4	0000 2348
1020	lw \$v0, 4(\$t0)				FFD0	0000 EFF0
1024	lw \$s0, -4(\$fp)	\$t0	DCED 42C5		FFCC	0000 0
1028	lw \$ra, -8(\$fp)	\$t1	???? ????		FFC8	
	lw \$fp, -12(\$fp)	\$s0	0042 0420		FFC4	
1030	addiu \$sp, \$sp, 16	\$sp	0000 FFE0		FFC0	
1034 Restore r	ir \$ra egisters to return	\$fp	0000 FFF0		FFBC	
	-3	\$ra	0000 2348	Now 9		describe
		PC	0000 1034	caller'	s frame	•
ECE 550 (H	Hilton): ISA/MIPS					117

Addr	Instruction	Reg	Value	Adda	Value
1000 1004	subiu \$sp, \$sp, 16 sw \$fp, 0(\$sp)	\$r0 \$at	0000 0000 ???? ????	FFF0	0001 0070
1008 100C	sw \$ra, 4(\$sp)	\$v0	0001 0002	FFEC FFE8	1234 5678 9999 9999
1010	sw \$s0, 8(\$sp) addiu \$fp, \$sp, 12	\$v1 \$a0	???? ???? ???? ????	FFE4	0000 2568 0001 0040
1014 1018	add \$s0, \$a0, \$a1 ial 4200	\$a0	???? ????	FFDC	0001 0040
101C	add \$t0, \$v0, \$s0	\$a2	???? ???? ???? ????	FFD8 FFD4	0042 0420
1020 1024	lw \$v0, 4(\$t0) lw \$s0, -4(\$fp)	\$a3 \$t0	DCED 42C5	FFD0	0000 EFF0
1028	lw \$ra, -8(\$fp)	\$t1	???? ????	FFCC FFC8	
102C 1030	lw \$fp, -12(\$fp) addiu \$sp, \$sp, 16	\$s0 \$sp	0042 0420 0000 FFE0	FFC4	
1034 eturn to	ir \$ra caller	\$fp	0000 FFF0	FFC0 FFBC	
ode not	pictured)	\$ra PC	0000 2348 0000 2348		

# Assembly Writing Tips and Advice

- Write C first, translate C -> Assembly
  - One function at a time
  - Pick registers for each variable
    - Must be in memory? Give it a stack slot (refer to by \$fp+num)
    - Live across a call? Use an \$s register
    - Otherwise, a \$t
  - Write prolog
    - Save ra/fp (if needed)
    - Save any \$s registers you use
  - Translate line by line
  - Write epilog

ECE 550 (Hilton): ISA/MIPS

119

# Why do we need FP?

- The frame pointer is not always required
  - May be able to get away without it
- When/why do we need it?
  - Debugging tools (gdb) use it to find frames
  - If you have variable length arrays
    - Stack pointer changes by amount not know at compile time
    - Variables still at constant offset from frame pointer
- Good practice for this class to use it
  - Don't prematurely optimize

ECE 550 (Hilton): ISA/MIPS

# **System Call Instruction**

- System call is used to communicate with the operating system, and request services (memory allocation, I/O)
- Load system call code (value) into Register \$v0
- Load arguments (if any) into registers \$a0, \$a1 or \$f12 (for floating point).
- do: syscall
- Results returned in registers \$v0 or \$f0.
- Note: \$v0 = \$2, \$a0=\$4, \$a1 = \$5

ECE 550 (Hilton): ISA/MIPS

121

123

#### SPIM System Call Support

<ul><li>code</li></ul>	service	Arguments	Result
• 1	print int	\$a0	
• 2	print float	\$f12	
• 3	print doul	ole\$f12	
• 4	print strin	g \$a0 (string	address)
• 5	read	integer	integer in \$v0
• 6	read	float	float in \$f0
• 7	read	doubledoub	le in \$f0
• 8	read	string \$a0=	buffer, \$a1=length
• 9	sbrk	\$a0=amour	nt address in \$v0
• 10 exit			

ECE 550 (Hilton): ISA/MIPS 122

# MIPS Assembly General Rules

- One instruction per line.
- Numbers are base-10 integers or Hex w/ leading 0x.
- Identifiers: alphanumeric, \_, . string starting in a letter or \_
- Labels: identifiers starting at the beginning of a line followed by ":"
- Comments: everything following # till end-of-line.
- Instruction format: Space and "," separated fields.
  - [Label:] <op> reg1, [reg2], [reg3] [# comment]
  - [Label:] <op> reg1, offset(reg2) [# comment]
  - .Directive [arg1], [arg2], ...

ECE 550 (Hilton): ISA/MIPS

Summary

- MIPS ISA and Assembly Programming
  - We'll use SPIM (or xspim)
  - Have seen most basic instruction types
  - See Appendix B for full insn reference

ECE 550 (Hilton): ISA/MIPS