

# ECE 550: Fundamentals of Computer Systems and Engineering

## Finite State Machines

# Admin

---

- Homework #1 Due Friday!
  - One submission per group please
  - Clearly identify group members

# Last time...

---

- Who can remind us what we did last time?

# Last time...

---

- Who can remind us what we did last time?
  - Storage and Clocking
    - Latches
    - Flip-flops
    - Level vs Edge triggered

# Finite Storage = Finite States

---

- Computers have finite storage (inside processor):
  - Design in fixed number of DFFs
  - Result: finite number of states ( $N$  bits  $\Rightarrow 2^N$  states)
- Useful to talk about finite state machines
  - Ubiquitous in processor design
    - Basically how the processor works out many multi-step processes


# FSM: Input + Current State = Output

---

- Finite State Machines
  - Output =  $f(\text{Input}, \text{Current State})$
  - New State =  $f(\text{Input}, \text{Current State})$
- Example: Traffic Light
  - Input: NS\_turn, EW\_turn
  - Outputs: which lights are on
    - NS\_green
    - NS\_g\_arrow
    - NS\_yellow
    - NS\_y\_arrow
    - NS\_red
    - EW\_green
    - ...


# State Diagrams

---



- Can draw state machine as a diagram
  - Circles for states
  - Arrows for transitions (possibly with a choice based on inputs)


# State Diagrams



- Full diagram for our traffic light
  - Note start state: NSg0
- Note: real traffic lights have more states
  - Longer greens relative to yellows. All red in before next green...




# State Diagrams



- Could make it smarter/fancier with more inputs
  - E.g., stay green unless opposing traffic present
  - Perfectly fine to have self-loops (stay in same state)

# Transition function




- State diagrams describes **transition function** pictorially
  - $\text{next\_state} = f(\text{inputs}, \text{current\_state})$
  - Easy to translate into VHDL:

```
state_d <=  EWg0 when state_q = NSy and not NS_turn else
             NSa  when state_q = NSy and NS_turn else
             NSay when state_q = Nsa else
             EWg0 when state_q = NSAy else ...
```

# Transition function

Can define these as constants




- State diagrams describes **transition function** pictorially
  - $\text{next\_state} = f(\text{inputs}, \text{current\_state})$
  - Easy to translate into VHDL:

```
state_d <= EWg0 when state_q = NSy and not NS_turn else  
           NSa  when state_q = NSy and NS_turn else  
           NSay when state_q = NSa else  
           EWg0 when state_q = NSay else ...
```

# Transition function

Why state\_d and state\_q?



- State diagrams describes **transition function** pictorially
  - next\_state = f (inputs, current\_state)
  - Easy to translate into VHDL:


```
state_d <= EWg0 when state_q = NSy and not NS_turn else  
           NSa  when state_q = NSy and NS_turn else  
           NSay when state_q = NSa else  
           EWg0 when state_q = NSay else ...
```

# Transition function

Why state\_d and state\_q?

Will latch state in DFFs from one cycle to next.

state\_d = next one  
state\_q = current one



- State diagrams describes **transition function** pictorially
  - next\_state = f (inputs, current\_state)
  - Easy to translate into VHDL:

```
state_d <=  EWg0 when state_q = NSy and not NS_turn else  
            NSa  when state_q = NSy and NS_turn else  
            NSay when state_q = Nsa else  
            EWg0 when state_q = NSAy else ...
```

# Large number of similar states

---

- Sometimes have large # of similar states
  - E.g., instead of NSg0, NSg1, NSg2, may have 0 to 200
    - Example: VGA controller....
  - Painful:
    - Actually have NSg0, ...NSg200 states
  - Easier
    - NSg state, and a counter.
    - Transition to next state on counter\_q = 200

# Output function

---

- Also need an output function:
  - For each output signal, compute as function of inputs and state
    - (or maybe just state, as in traffic lights)

State	ns_gc	ns_ga	ns_yc	ns_ya	ns_r	ew_gc	ew_ga	ew_yc	ew_ya	ew_r
NSg_	1	0	0	0	0	0	0	0	0	1
NSy										
NSa										
NSay										
EWg_										
EWy										
EWa										
EWay										

# Output function

---

- Also need an output function:
  - For each output signal, compute as function of inputs and state
    - (or maybe just state, as in traffic lights)

State	ns_gc	ns_ga	ns_yc	ns_ya	ns_r	ew_gc	ew_ga	ew_yc	ew_ya	ew_r
NSg_	1	0	0	0	0	0	0	0	0	1
NSy	0	0	1	0	0	0	0	0	0	1
NSa	0	1	0	0	0	0	0	0	0	1
NSay	0	0	0	1	0	0	0	0	0	1
EWg_	0	0	0	0	1	1	0	0	0	0
EWy	0	0	0	0	1	0	0	1	0	0
EWa	0	0	0	0	1	0	1	0	0	0
EWay	0	0	0	0	1	0	0	0	1	0




# Hardware implementation

State	ns_gc	ns_ga	ns_yc	ns_ya	ns_r	ew_gc	ew_ga	ew_yc	ew_ya	ew_r
NSg_	1	0	0	0	0	0	0	0	0	1
NSy	0	0	1	0	0	0	0	0	0	1
NSa	0	1	0	0	0	0	0	0	0	1
NSay	0	0	0	1	0	0	0	0	0	1
EWg_	0	0	0	0	1	1	0	0	0	0
EWy	0	0	0	0	1	0	0	1	0	0
EWa	0	0	0	0	1	0	1	0	0	0
EWay	0	0	0	0	1	0	0	0	1	0

- Hardware implementation option 1:
  - Logic from the truth table
  - (VHDL pretty straight forward)

# Hardware implementation: ROM

---



- Can also use ROM
  - Read Only Memory
  - Address goes into decoder
  - One hot word line goes into memory array
  - Data comes out on bit lines
- More details soon (when we do RAMs)

# Take a moment to draw an FSM...

---

- Take a minute to draw an FSM for a combination lock

- Combination: 12345

“So the combination is... one, two, three, four, five? That's the stupidest combination I've ever heard in my life! That's the kind of thing an idiot would have on his luggage!”—Dark Helmet (Spaceballs, the movie)

- Inputs:

- One hot is\_0, is\_1, is\_2, ...


- Outputs:

- Unlock

- Draw transitions as state diagram, note which states have unlock on.

- Feel free to abbreviate “all other cases” by leaving arrow label blank


# Combination Lock



- **is\_1** always takes us to S1
- Correct input moves us "right"
- Other: back to start
- S5 unlocks

# VGA controller: FSM


---



- Hwk2 will have FSM to implement in VHDL
  - VGA controller
  - Scan row from left to right, sending out data pixel by pixel
    - One pixel per cycle

# VGA controller: FSM

---



- Hwk2 will have FSM to implement in VHDL
  - VGA controller
  - Scan row from left to right, sending out data pixel by pixel
    - One pixel per cycle
  - Then period of black (all 0 pixel) with some control signals
    - “Past” the right edge
    - Actually three different states here.

# VGA controller: FSM


---



- Hwk2 will have FSM to implement in VHDL
  - VGA controller
  - Scan row from left to right, sending out data pixel by pixel
    - One pixel per cycle
  - Then period of black (all 0 pixel) with some control signals
    - “Past” the right edge
  - Then restart on next row

# VGA controller: FSM

---




- VGA controller
  - After last row, similar behavior to horizontal



# VGA controller: FSM


---



- VGA controller
  - After last row, similar behavior to horizontal
  - Trace blank rows
    - All black, goes through same horizontal states as real rows
  - Also three different states.

# VGA controller: FSM

---



- VGA controller
  - After last row, similar behavior to horizontal
  - Trace blank rows
    - All black, goes through same horizontal states as real rows
  - Also three different states.
  - Then reset to top left corner

# VGA on hwk2

---

- More details in hwk2 assignment
  - Can think of as one big state machine
  - Or two working together (one horizontal, one vertical)

# Division: math with an FSM

---

$$\begin{array}{r} 15224 \text{ R } 1 \\ 3 \overline{) 45673} \\ \underline{3} \phantom{00} \\ 15 \phantom{00} \\ \underline{15} \phantom{00} \\ 06 \phantom{00} \\ \underline{6} \phantom{00} \\ 07 \phantom{00} \\ \underline{6} \phantom{00} \\ 13 \phantom{00} \\ \underline{12} \phantom{00} \\ 1 \end{array}$$

- We have talked about add, sub
  - Pretty easy math to implement in hardware
- What about divide?
  - Much more complicated
  - Multi-step process
  - Well suited to FSM

# Division: Binary


---

11 | 101101

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary


---



- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary


---



- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---



- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times



# Division: Binary

---

$$\begin{array}{r} 001 \\ 11 \overline{) 101101} \end{array}$$

$$10 \quad 101 - 11 = 10$$


- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 0011 \\ 11 \overline{) 101101} \\ \underline{101} \phantom{01} \\ 101 \end{array}$$

$11 \leq 101$



- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 0011 \\ 11 \overline{) 101101} \end{array}$$

$$10 \quad 101 - 11 = 10$$

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 0011\color{red}{1} \\ 11 \overline{) 101101} \\ \hline \end{array}$$

$\swarrow$

**100**     $11 \leq 100$

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 00111 \\ 11 \overline{) 101101} \end{array}$$

$$1 \quad 100 - 11 = 1$$

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 00111\color{red}{1} \\ 11 \overline{) 101101} \\ \hline \end{array}$$

$\swarrow$

$11 \quad 11 \leq 11$

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 001111 \\ 11 \overline{) 101101} \end{array}$$

$$0 \quad 11 - 11 = 0$$

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times

# Division: Binary

---

$$\begin{array}{r} 001111 \\ 11 \overline{) 101101} \end{array} = \text{Answer}$$


**Remainder = 0**

**Done**

- Binary long division similar to decimal
  - But a little simpler, because it goes in 1 or 0 times
  - $45 / 3 = 15$  remainder 0




# Division FSM/Circuit




- 32 bit division: 32 states (5 bits)
  - Decrement state # each cycle (count down which bit)

# Division FSM/Circuit




- Use State # to pick out which bit of Dividend

# Division FSM/Circuit




- Shift remainder left 1, concatenate dividend bit at right

# Division FSM/Circuit




- Check if divisor is  $<$  result... used for two things
  - Mux selector on remainder\_d
  - Lowest bit of answer\_d

# Division FSM/Circuit



- For answer, shift old answer  $<<1$ , concatenate in  $<$  result

# Division FSM/Circuit



- For remainder, pick from two things (based on  $<$  result)
  - Result of shifting old remainder and concatenating dividend bit
  - That minus the divisor

# Summary

---

- Finite State Machine
  - Finite states (encoded in some way: binary nums, one-hot...)
  - Transition function: (state \* inputs)  $\rightarrow$  state
    - Helpful to draw as diagram
  - Output function: (state \* inputs)  $\rightarrow$  outputs
- Examples:
  - Traffic Light
  - VGA controller (hwk2)
  - Division
    - Plus learned division algorithm