

HDL

1)

- Draw the HDL design flow.
- State the verilog HDL supported levels of abstraction for designing digital circuit.
- Write HDL code to implement a 4-to-2 line priority encoder.

2. a) Explain the port connection rules of verilog HDL.

b) Define rise, fall and turn-off delays with necessary diagram.

c) output

3.

- JK flip-flop verilog HDL module
- 4 bit synchronous counter module.

* port connection rule used in verilog HDL.

* write a program verilog HDL for 4-to-1 multiplexer.

* what are the design Block and stimulus block used in verilog HDL.

Code and diagram

HDL Design flow:

Design specification

→ Behavioural Description

→ RTL Description (HDL)

Functional verification
and testing

Logic synthesis

Gate Level Netlist

Logical verification and
testing

Floor planning and Automatic
place & route


Physical layout

Layout verification

Implementation


④ Port connection rules:

- i) Inputs: Internally must always be of type net, externally the inputs can be connected to a variable of type neg or net.
- ii) Output: Internally can be of type net or neg, externally the outputs must be connected to a variable of type net.
- iii) Inouts: internally or externally must always be type net, can only be connected to a variable net type.
- iv) Unconnected ports: Unconnected ports are allowed by using a ";".
- v) The net data types are used to connect structures.
- vi) A net data type is required if a signal can be driven a structural connection.
- vii) Width matching: It is legal to connect internal and external ports of different sizes.




b) Define Rise Delay, Fall and Turn-off delay.


Rise delay: The rise delay is associated with a gate output transition to a 1 from another value.



Fall delay: The fall delay is associated with a gate output transition to a 0 from another value.



Turn-off delay: The turn off delay is associated with a gate output transition to the high impedance value (z) from another value. If the value changes to x, the minimum of the three delays is considered.



1.b)



Verilog supports 4 level of abstraction namely,

- i) Switch level
- ii) Gate " "
- iii) Data flow "
- iv) Behavioral "

At the switch level, the implementation is done with the help of switches. At the gate level, we talk about gate interconnection. In data flow level design is done based on equations, which can be said that it is based on data flow, how the data is flowing in the circuit, based on that the equations have written. The behavioral level is based on the behavior of the circuit.

- * -

1)



Stimulus Block Instantiates
Design block

A design block must be tested once it has been completed. The design block's functionality can be tested by applying stimuli and observing the results. This type of block is known as a stimulus block, and it can be written in verilog as a test bench. To completely test the design block, many test benches might be employed.

- * -

(A) VHDL stands for very High-speed Integrated Circuit hardware description language.

(HDL stands for Hardware Description Language.) It is a programming language that is used to describe, simulate, and create hardware like digital circuit(es). HDL is mainly used to discover the faults in the design before implementing it in the hardware.

VHDL supports the following features:

- i) Design methodologies and their features
- ii) Sequential and concurrent activities.
- iii) Design exchange
- iv) Standardization
- v) Documentation
- vi) Readability
- vii) Large-scale design
- viii) A wide range of descriptive capability

Verilog: Verilog is also HDL for describing electronic circuits and systems.

and (y_0 , i_0 , s_{in} , s_{on});
and (y_1 , i_1 , s_{in} , s_0);
and (y_2 , s_2 , s_1 , s_{on});
and (y_3 , i_3 , s_1 , s_{on});
or (out , y_0, y_1, y_2, y_3)

end module

-* -



Min value: The min value is the minimum delay value that the designer expects the gate to have.

Typ val: The typ value is the typical delay value that the designer expects the gate to have.

Max value: The max value is the maximum delay value that the designer expects the gate to have.

Min, typ, or max values can be chosen at verification run time

$i_2 i_1 - 0 -$
 $\uparrow \uparrow \rightarrow 10$
 $[7:0] i = 10101010$

8.b) 7.b) for error K-map
for circuit error
for error

$0000 \rightarrow 0101 \rightarrow 1010 \rightarrow 0110 \rightarrow 1001 \rightarrow 0011 \rightarrow 1100 \rightarrow 1111 \rightarrow 0000$

| \bar{Q}_4 | Q_3 | Q_2 | Q_1 | \bar{Q}_4 | Q_3 | Q_2 | Q_1 | T_4 | T_3 | T_2 | T_1 |
|-------------|-------|-------|-------|-------------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | X | X | X | X | X | X | X | X |
| 0 | 0 | 1 | 0 | X | X | X | X | X | X | X | X |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | X | X | X | X | X | X | X | X |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | X | X | X | X | X | X | X | X |
| 1 | 0 | 0 | 0 | X | X | X | X | X | X | X | X |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | X | X | X | X | X | X | X | X |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | X | X | X | X | X | X | X | X |
| 1 | 1 | 1 | 0 | X | X | X | X | X | X | X | X |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

| | | | | |
|-------------|-------|-------|-------|----|
| \bar{Q}_4 | Q_3 | Q_2 | Q_1 | 10 |
| 00 | 0 | X | 1 | X |
| 01 | X | 1 | X | 1 |
| 11 | 1 | X | 1 | X |
| 10 | X | 1 | X | 0 |

$$T_4 = Q_1 + Q_2$$

| | | | | |
|-------------|-------|-------|-------|----|
| \bar{Q}_4 | Q_3 | Q_2 | Q_1 | 10 |
| 00 | 1 | X | 1 | X |
| 01 | X | 1 | X | 1 |
| 11 | 0 | X | 1 | X |
| 10 | X | 0 | X | 1 |

$$T_3 = \bar{Q}_4 + Q_2$$

| \bar{Q}_4 | Q_3 | Q_2 | Q_1 | 10 |
|-------------|-------|-------|-------|----|
| 00 | 0 | X | 1 | X |
| 01 | X | 1 | X | 1 |
| 11 | 1 | X | 1 | X |
| 10 | X | 1 | X | 0 |

$$T_2 = Q_3 + Q_1$$

| \bar{Q}_4 | Q_3 | Q_2 | Q_1 | 10 |
|-------------|-------|-------|-------|----|
| 00 | 1 | X | 1 | X |
| 01 | X | 1 | X | 1 |
| 11 | 1 | X | 1 | X |
| 10 | X | 0 | X | 0 |


$$T_1 = \bar{Q}_4 + Q_3$$

Circuit diagram :

Section-B

2020 , 5.a)

implement a full adder circuit using a 3-to-8 decoder.




2020. 5.b) The decoder can be used as a demultiplexer by using the input lines for data selection and an enable line for data input.

A decoder as Demultiplexer:

As a multiplexer, a Decoder with Enable input might be used. A circuit known as a demultiplexer takes data from a single line and sends it to one of 2^n different output lines.


N selection lines and one input line are fed into a $n:2^n$ demultiplexer. One is chosen using these selection lines instead of a potential 2^n output line. we employ an $n:2^n$

decoder with Enable input to create a 2^n demultiplexer. The n selection lines of the Demultiplexer are the n input lines that the decoder requires, and the Demultiplexer's single input line is the decoder enable input.




using a 2:4 Decoder with Enable input to create a 1:4 demultiplexer. Let EN serve as the Demultiplexer's input line and A and B as the selection lines.

when A and B are used as selection inputs, and EN is used as the input line, the decoder depicted below performs as a 2:4 demultiplexer. Although the single input variable E has a path to all four outputs, the binary combination of the two selection lines A and B specifies that the input data is directed to only one of the output lines. The




2020-5.c)




| input | output |
|-------|--------|
| S_0 | Y |
| 0 | A_0 |
| 1 | A_1 |

8×1 multiplexer using (4×1) and (2×1) multiplexers:



$8:1$ Multiplexing using $2:1$ multiplexers:



~~2020-21~~ Difference between Combinational and
~~2021-22~~ Sequential circuit;

Combinational circuit:

- i) In this output depends only upon present input.
- ii) Speed is fast.
- iii) It is designed easy.
- iv) There is no feedback between input and output.
- v) This is time independent.
- vi) Elementary building blocks: Logic gates.
- vii) Combinational circuits don't have capability to store any state.
- viii) used for arithmetic as well as boolean operations.
- ix) These circuits do not have any memory element.
- x) It is easy to use and handle.
- xi) As combinational circuits don't have clock, they don't require triggering.

Sequential circuit:

- i) In this output depends upon preset as well as past input.
- ii) speed is slow.
- iii) It is designed tough as compared to Combinational circuits.
- iv) There exists a feedback path between input and output.
- v) This is time dependent.
- vi) Elementary building blocks: Flips-flops.

- vii) Mainly used for storing data.
 - viii) Sequential circuits have capability to store any state on to & retain earlier state.
 - ix) As sequential circuits are clock dependent they need triggering.
 - x) These circuits have memory element.
 - xi) It is not easy to use and handle
- * —

2021 5b) HDL Design flow

2020 1. 5 a. ii) Differentiate between Synchronous and asynchronous logic circuit.

Asynchronous

- i) Low Cost
- ii) No extra logic gate is required
- iii) speed depend on the flip-flop.
- iv) All flip flop use toggle Flip-flop.
- v) They are faster
- vi) difficult to design.

Synchronous


- i) Cost more
- ii) required
- iii) does-not depend.
- iv) Any flip-flop can be use.
- v) slower
- vi) easy to design.

— * —

2021.5.b) Define setup time and hold time with necessary diagram.

→ setup time: Setup time is the amount of time required for the input to a flip-flop to be stable before a clock edge.

Hold time: Hold time is the minimum amount of time required for the input to a flip-flop to be stable after a clock edge.




2021.5.c) i) Flip-flop with, preset, clear, diagram, truth table, timing diagram.

2021.7.c)


Encoder: An encoder is a digital circuit that converts a set of binary inputs into a unique binary code. An encoder is a combinational circuit that performs the inverse operation of a decoder. It has a maximum of 2^n input lines and n output lines.

4-to-2 encoder



| inputs | outputs |
|---|-------------------------------|
| Y ₃ Y ₂ Y ₁ Y ₀ | A ₂ A ₀ |
| 0 0 0 1 | 0 0 |
| 0 0 1 0 | 0 1 |

| Inputs | Outputs |
|---|-------------------------------|
| Y ₃ Y ₂ Y ₁ Y ₀ | A ₂ A ₀ |
| 0 0 0 1 | 0 0 |
| 0 0 1 0 | 0 1 |
| 0 1 0 0 | 1 0 |
| 1 0 0 0 | 1 1 |



Q.

V=4'b 0000; out=2

V=4'b 0110; ... =01

V=4'b 0011; ... =0

V=4'b 1010; ... =0

input V=

output X=

0 0 0 0 0 1 1 0 0 0 1 1 1 0 1 0

0 0 + 0 1 + 1 1 + 1 1 + 0 0 + 0 1 + 1 1 + 0 0

0 0 + 0 1 + 1 1 + 1 1 + 0 0 + 0 1 + 1 1 + 0 0

0 0 + 0 1 + 1 1 + 1 1 + 0 0 + 0 1 + 1 1 + 0 0

0 0 + 0 1 + 1 1 + 1 1 + 0 0 + 0 1 + 1 1 + 0 0

0 0 + 0 1 + 1 1 + 1 1 + 0 0 + 0 1 + 1 1 + 0 0

2021 G.C

Priiority Encoder: The priority Encoder solves the problems mentioned above by allocating a priority level to each input. The priority encoder's output corresponds to the currently active input which has the highest priority. When an input with a higher priority is present, all other inputs with a lower priority will be ignored.


| D ₃ | D ₂ | D ₁ | D ₀ | A | B |
|----------------|----------------|----------------|----------------|---|---|
| 0 | 0 | 0 | 0 | X | X |
| 1 | 0 | 0 | 0 | 0 | 0 |
| X | 1 | 0 | 0 | 0 | 1 |
| X | X | 1 | 0 | 1 | 0 |
| X | X | X | 1 | 1 | 1 |

| B \ D ₁ D ₀ | | 00 | 01 | 10 | 11 |
|-----------------------------------|--|----|----|----|----|
| D ₃ D ₂ | | 00 | X | 0 | 0 |
| | | 01 | 1 | 1 | 1 |
| | | 11 | 1 | 1 | 1 |
| | | 10 | 1 | 1 | 1 |

$B = D_2 + D_3$

| A \ D ₁ D ₀ | | 00 | 01 | 11 | 10 |
|-----------------------------------|--|----|----|----|----|
| D ₃ D ₂ | | 00 | X | 0 | 1 |
| | | 01 | 0 | 0 | 0 |
| | | 11 | 1 | 1 | 1 |
| | | 10 | 1 | 1 | 1 |

$A = D_3 + D_1 \bar{D}_2$



Circuit Diagram of 4 to 2 priority encoder


```

module priorityencoder4to2(A,B,D);
  input [3:0] D;
  output A,B;
  wire DE2Jb, a;
  not (DE2Jb, D[2]);
  and (a, D[2], D[1]);
  or (A, a, D[3]);
  or (B, D[3], D[2]);
endmodule.

```

2021 8.9
Output $\text{nor}(n, v[3], v[2]);$
 $\text{and}(a, v[1], v[0]);$
 $\text{xor}(x, n, a);$

$v = 4'b 0000;$ \leftarrow out 1
#25 $v = 4'b 0110;$ \leftarrow out 0
#25 $v = 4'b 0011;$ \leftarrow out 0
#25 $v = 4'b 1011;$ \leftarrow out 1



2020
6.a Compare between D latch and D flip-flop with timing diagram:

A flip-flop is synchronous. It works based on the clock signal.

A latch is asynchronous. It does not work based on the time signal.


D Latch: Latch is an electronic device that can be used to store one bit of information. The D latch is used to compare on latch the logic level which is present on the Data line when the clock input is high. If the Data on the D line changes state while the clock pulse is

high, then the output Q_s follows the input D . When the Clk input falls to logic 0, the last state of the D input is trapped and held in the latch.


D Flip-flop: The working of D flip-flop is similar to the D latch except that the output of D flip-flop takes the state of the D input at the moment of a positive edge of the clock pin and delays it by one clock cycle. That's why, it is commonly known known as a delay flip-flop. The D flip flop can be interpreted as a delay line zero order hold.



Timing diagram of D latch:



Timing diagram of D flip flop:



latch: Form the timing diagram it is clear that the output Q's waveform resembles that of input D's waveform when the clock is high whereas when the clock is low & retains the previous value ^{of} D (the value before clock dropped down to 0).


flip flop: From the timing diagram it is clear that the output Q changes only at the positive edge. At each positive edge the output Q becomes equal to the input D at the instant and this value of Q is held until the next positive edge.

2020 7.0) Advantages of Synchronous Counter

- i) It operates at the same time.
- ii) It has no associated propagation delay.
- iii) Operation is faster than with an asynchronous counter.
- iv) It's easier to design than the asynchronous counter.
- v) Because the count sequence is regulated by ~~count~~ logic gates, the possibility of an error is reduced.



2020

- 8.c) A full adder is a digital circuit that performs addition. Full adders are implemented with logic gates in hardware.



2020

- 8.a) A binary counter can be used to generate a frequency divider by taking the output of any flip-flop and using it as a clock signal for another circuit.



2020
8.b

$$\text{output frequency} = 512 \text{ kHz} / 2^8$$

$$= 512 / 256$$

$$= 2 \text{ kHz}$$


After 520 pulses
(Ans)

-# -

2020
9.d

A bidirectional shift register is capable of shifting in both the directions.


4-bit bidirectional shift register;



-# -


2018
5.C

mod-8 Synchronous up/down Counter that
means 3-bit



3-bit synchronous up/down counter

3-bit mod-8
up counter
when $m=0$



3-bit mod-8
down counter
when
 $m=1$

Timing diagram

2018
6.a) Excitation table: The excitation tables are used to determine the inputs of the flip-flop when the present state and the next state to which the flip-flop goes after the occurrence of the clock pulse are known.

| Q_n | Q_{n+1} | D |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Excitation table of D-flip-flop

| Q_n | Q_{n+1} | J | K |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |

Excitation table of JK flip-flop

| Q_n | Q_{n+1} | T |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Excitation table of T flip-flop

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

Excitation table of SR flip-flop

Shift register: A shift register is a type of digital circuit using a cascade of flip-flops where the output of one flip-flop is connected to the input of the next.

Counter: A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses is called a counter.

2018
6.b

Count the sequence 0, 1, 5, 4, 3, 2, 0

000 → 001 → 101 → 100 → 011 → 010 → 000

| \bar{Q}_C | Q_B | Q_A | \bar{Q}_C | \bar{Q}_B | \bar{Q}_A | T_C | T_B | T_A |
|-------------|-------|-------|-------------|-------------|-------------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 01 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | |
| 1 | 1 | 0 | X | X | X | X | X | X |
| 1 | 1 | 1 | X | X | X | X | X | X |

$$\begin{aligned} T_C &= Q_C \bar{Q}_B \bar{Q}_A \\ Q_C &\quad \bar{Q}_B \bar{Q}_A \quad \bar{Q}_C \bar{Q}_B \bar{Q}_A + \bar{Q}_C Q_B \bar{Q}_A \\ T_C &= \bar{Q}_C Q_B + \bar{Q}_B \bar{Q}_A \\ &= \bar{Q}_B (\bar{Q}_C + \bar{Q}_A) \end{aligned}$$

| T_A | $\bar{Q}_B Q_A$ |
|-------------|-----------------|
| \bar{Q}_C | 00 01 11 10 |
| 0 | 0 1 0 1 |
| 1 | 1 0 1 X |

$$\begin{aligned} T_A &= \bar{Q}_C + \bar{Q}_B \bar{Q}_A + Q_B Q_A \\ &= \bar{Q}_C + (\bar{Q}_B \oplus Q_A) \end{aligned}$$

| T_B | $\bar{Q}_B Q_A$ |
|-------------|-----------------|
| \bar{Q}_C | 00 01 11 10 |
| 0 | 0 0 0 0 |
| 1 | 1 0 X X |

$$\begin{aligned} T_B &= \bar{Q}_C + \bar{Q}_B \bar{Q}_A - \bar{Q}_C \bar{Q}_B \bar{Q}_A + \bar{Q}_C Q_B \bar{Q}_A \\ &= \bar{Q}_C + \bar{Q}_B \bar{Q}_A \end{aligned}$$

