

# Lab Content

## Course: CSE3112 (Computer Architecture and Organization Lab)



### • Experiment 1

Title	Synchronous Data Transfer
Outline	<ul style="list-style-type: none"> <li>To design and implement a digital circuit to transfer data serially</li> <li>At the sender end the parallel data is converted to serial data to transfer the data to receiver using a single data line.</li> <li>At the receiver end the serial data will be reconstructed to its parallel form.</li> <li>Both sender and receiver circuits should be synchronized using a single clock.</li> </ul>
Apparatus	<ul style="list-style-type: none"> <li>4-bit Binary Counter, 74LS161</li> <li>8-input Multiplexer, 74LS151</li> <li>8-bit Serial-in Parallel-out Shift Register, 74LS164</li> <li>Octal D-type Flip-Flop, 74LS374</li> <li>Hex Inverter, 74LS04</li> <li>Digital IC Trainer</li> </ul>
Circuit Diagram	
Task	<ul style="list-style-type: none"> <li>Design of the digital circuit</li> <li>Implementation of the design</li> <li>Testing of the circuit</li> <li>Report writing <ul style="list-style-type: none"> <li>Name of the experiment</li> <li>Objective</li> <li>Apparatus</li> <li>Design of the circuit <ul style="list-style-type: none"> <li>Detail design methodology</li> <li>Truth table (if required)</li> </ul> </li> <li>Circuit Diagram</li> <li>Experimental data</li> <li>Result and discussion</li> <li>Precautions</li> </ul> </li> </ul>
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	16%

- **Experiment 2**

Title	Memory operations																
Outline	<ul style="list-style-type: none"> <li>• To design and implement a memory subsystem to store data in memory and then display the stored data into LED</li> <li>• Writing the following data into corresponding memory addresses using synchronized counter</li> </ul> <table border="1"> <thead> <tr> <th>Address</th><th>Data</th></tr> </thead> <tbody> <tr> <td>60</td><td>F0</td></tr> <tr> <td>61</td><td>E1</td></tr> <tr> <td>62</td><td>D2</td></tr> <tr> <td>.</td><td>.</td></tr> <tr> <td>.</td><td>.</td></tr> <tr> <td>.</td><td>.</td></tr> <tr> <td>6F</td><td>0F</td></tr> </tbody> </table> <ul style="list-style-type: none"> <li>• Display the stored data into LED</li> </ul>	Address	Data	60	F0	61	E1	62	D2	.	.	.	.	.	.	6F	0F
Address	Data																
60	F0																
61	E1																
62	D2																
.	.																
.	.																
.	.																
6F	0F																
Apparatus	<ul style="list-style-type: none"> <li>• 4-bit Binary Counter, 74LS161</li> <li>• Static RAM, 6116</li> <li>• Hex Inverter, 74LS04</li> <li>• Digital IC Trainer</li> </ul>																

### Circuit Diagram




Task	<ul style="list-style-type: none"> <li>• Design of the digital circuit</li> <li>• Implementation of the design</li> <li>• Testing the circuit</li> <li>• Report writing <ul style="list-style-type: none"> <li>○ Name of the experiment</li> <li>○ Objective</li> <li>○ Apparatus</li> <li>○ Design of the circuit <ul style="list-style-type: none"> <li>▪ Detail design methodology</li> <li>▪ Truth table (if required)</li> </ul> </li> <li>○ Circuit Diagram</li> <li>○ Experimental data</li> <li>○ Result and discussion</li> <li>○ Precautions</li> </ul> </li> </ul>
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	15%

### • Experiment 3

Title	Frequency counter
Outline	<ul style="list-style-type: none"> <li>• To design and implement a frequency counter. The input frequency will be divided by a constant divisor N (<math>N=1, 2, \dots, 15</math>) before feeding it to desired frequency counter. The output of the frequency counter should be show on a 7-segment display</li> <li>• Design a circuit for dividing the input frequency by a constant divisor N, where N is integer and variable. <u>N should be easily changeable.</u></li> <li>• Design a circuit to count frequency and show the output on a 7-segment display.</li> </ul>
Task	<ul style="list-style-type: none"> <li>• Design of the digital circuit</li> <li>• Implementation of the design</li> <li>• Testing the circuit</li> <li>• Report writing <ul style="list-style-type: none"> <li>○ Name of the experiment</li> <li>○ Objective</li> <li>○ Apparatus</li> <li>○ Design of the circuit <ul style="list-style-type: none"> <li>▪ Detail design methodology</li> <li>▪ Truth table (if required)</li> </ul> </li> <li>○ Circuit Diagram</li> <li>○ Experimental data</li> <li>○ Result and discussion</li> <li>○ Precautions</li> </ul> </li> </ul>

## Circuit Diagram



## Apparatus

- 4-bit Binary Counter, 74LS161
- 3 to 8 line Decoder, 74LS138
- 4-bit BCD Counter, 74LS191
- Dual J-K Flip-Flop, 74LS76
- Quad 2-input AND gate, 74LS08
- Octal D-type Flip-Flop, 74LS374
- BCD to 7-Segment Decoder, 74LS47
- 7-Segment Display LED
- Digital IC Trainer

## Mode of Evaluation

Experiment, Viva and Report

## Percentage of Weight

19%

• **Experiment 4**

Title	Analog to Digital Conversion
Outline	<ul style="list-style-type: none"> <li>To design and implement a circuit to convert analog signal (potential difference) into digital data by using an Analog to Digital Converter than store the data in a latch and display the converted digital data using LED</li> <li>Design a circuit with controls to initialize the conversion process.</li> <li>Decode port if multiple input analog input lines available on ADC IC and required to digitize multiple analog input signals.</li> <li>Design circuit to store digital signal in a latch automatically. (Required to synchronized with ADC IC)</li> </ul>
Apparatus	<ul style="list-style-type: none"> <li>8-bit <math>\mu</math>P Compatible A/D Converter ADC0809</li> <li>Octal D-type Latch, 74LS373</li> <li>Digital IC Trainer</li> </ul>
Circuit Diagram	<p>The diagram illustrates the circuit for analog-to-digital conversion. The ADC0809 is connected to a DC input (0V~5V) at pin 26 (IN0). A single pulse is applied to the START pin (pin 6). The EOC pin (pin 7) is connected to the output enable pin (pin 9) of the 74LS373 latch. The clock pin (pin 10) of the latch is connected to the VCC (5V). The data outputs of the ADC (pins 21-28) are connected to the data inputs of the latch (pins 18-25). The latch outputs (pins 2-9) are connected to an 8-bit LED display. The ADC is also connected to VCC (5V) at pin 11 and GND at pin 13.</p>
Task	<ul style="list-style-type: none"> <li>Design of the digital circuit</li> <li>Implementation of the design</li> <li>Testing the circuit</li> <li>Report writing <ul style="list-style-type: none"> <li>Name of the experiment</li> <li>Objective</li> <li>Apparatus</li> <li>Design of the circuit <ul style="list-style-type: none"> <li>Detail design methodology</li> <li>Truth table (if required)</li> </ul> </li> <li>Circuit Diagram</li> <li>Experimental data</li> <li>Result and discussion</li> <li>Precautions</li> </ul> </li> </ul>
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	14%






• **Experiment 6**

Title	Arithmetic circuit control design																																																																																																																	
Outline	<div>• To design and implement arithmetic circuits with selection variable <math>S_0</math> &amp; <math>S_1</math> and operand A (4 bits), B (4 bits) &amp; <math>C_{in}</math> that generates the following operations:</div> <table><tr><td><math>S_0</math></td><td><math>S_1</math></td><td><math>C_{in}=0</math></td><td><math>C_{in}=1</math></td></tr><tr><td>0</td><td>0</td><td><math>F=A</math></td><td><math>F=A+1</math></td></tr><tr><td>0</td><td>1</td><td><math>F=A-B-1</math></td><td><math>F=A-B</math></td></tr><tr><td>1</td><td>0</td><td><math>F=B-A-1</math></td><td><math>F=B-A</math></td></tr><tr><td>1</td><td>1</td><td><math>F=A+B</math></td><td><math>F=A+B+1</math></td></tr></table> <div>• Construct truth table and K-Map to generate Boolean equations for the arithmetic circuit.</div> <div>• Implement the circuit for according to the Boolean equations.</div>						$S_0$	$S_1$	$C_{in}=0$	$C_{in}=1$	0	0	$F=A$	$F=A+1$	0	1	$F=A-B-1$	$F=A-B$	1	0	$F=B-A-1$	$F=B-A$	1	1	$F=A+B$	$F=A+B+1$																																																																																								
$S_0$	$S_1$	$C_{in}=0$	$C_{in}=1$																																																																																																															
0	0	$F=A$	$F=A+1$																																																																																																															
0	1	$F=A-B-1$	$F=A-B$																																																																																																															
1	0	$F=B-A-1$	$F=B-A$																																																																																																															
1	1	$F=A+B$	$F=A+B+1$																																																																																																															
Apparatus	<div>• 4-bit Binary Full Adder, 74LS283</div> <div>• Quad 2-input AND gate, 74LS08</div> <div>• Quad 2-input OR gate, 74LS32</div> <div>• Hex Inverter, 74LS04</div> <div>• Quad 2-input Exclusive-OR gate, 74LS86</div> <div>• Digital IC Trainer</div>																																																																																																																	
Truth Table	<table><tr><th colspan="4">Input</th><th colspan="2">Output</th></tr><tr><th><math>S_0</math></th><th><math>S_1</math></th><th><math>A_i</math></th><th><math>B_i</math></th><th><math>X_i</math></th><th><math>Y_i</math></th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>						Input				Output		$S_0$	$S_1$	$A_i$	$B_i$	$X_i$	$Y_i$	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	1	0	0	0	1	1	1	0	0	1	0	0	0	1	0	1	0	1	0	0	0	1	1	0	1	1	0	1	1	1	1	0	1	0	0	0	1	0	1	0	0	1	1	1	1	0	1	0	0	0	1	0	1	1	0	1	1	1	0	0	0	0	1	1	0	1	0	1	1	1	1	0	1	0	1	1	1	1	1	1
Input				Output																																																																																																														
$S_0$	$S_1$	$A_i$	$B_i$	$X_i$	$Y_i$																																																																																																													
0	0	0	0	0	0																																																																																																													
0	0	0	1	0	0																																																																																																													
0	0	1	0	1	0																																																																																																													
0	0	1	1	1	0																																																																																																													
0	1	0	0	0	1																																																																																																													
0	1	0	1	0	0																																																																																																													
0	1	1	0	1	1																																																																																																													
0	1	1	1	1	0																																																																																																													
1	0	0	0	1	0																																																																																																													
1	0	0	1	1	1																																																																																																													
1	0	1	0	0	0																																																																																																													
1	0	1	1	0	1																																																																																																													
1	1	0	0	0	0																																																																																																													
1	1	0	1	0	1																																																																																																													
1	1	1	0	1	0																																																																																																													
1	1	1	1	1	1																																																																																																													
K-Map	<div><div><math>X_i</math>:</div><table><tr><td></td><td><math>S_0'S_1'</math></td><td><math>S_0'S_1</math></td><td><math>S_0S_1</math></td><td><math>S_0S_1'</math></td></tr><tr><td><math>A_i'B_i'</math></td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td><math>A_i'B_i</math></td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td><math>A_iB_i</math></td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td><math>A_iB_i'</math></td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table><div><math>X_i = S_0S_1' \oplus A_i</math></div></div> <div><div><math>Y_i</math>:</div><table><tr><td></td><td><math>S_0'S_1'</math></td><td><math>S_0'S_1</math></td><td><math>S_0S_1</math></td><td><math>S_0S_1'</math></td></tr><tr><td><math>A_i'B_i'</math></td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td><math>A_i'B_i</math></td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td><math>A_iB_i</math></td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td><math>A_iB_i'</math></td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table><div><math>Y_i = (S_0 + S_1)(S_0'S_1 \oplus B_i)</math></div></div>							$S_0'S_1'$	$S_0'S_1$	$S_0S_1$	$S_0S_1'$	$A_i'B_i'$	0	0	0	1	$A_i'B_i$	0	0	0	1	$A_iB_i$	1	1	1	0	$A_iB_i'$	1	1	1	0		$S_0'S_1'$	$S_0'S_1$	$S_0S_1$	$S_0S_1'$	$A_i'B_i'$	0	1	0	0	$A_i'B_i$	0	0	1	1	$A_iB_i$	0	0	1	1	$A_iB_i'$	0	1	0	0																																																										
	$S_0'S_1'$	$S_0'S_1$	$S_0S_1$	$S_0S_1'$																																																																																																														
$A_i'B_i'$	0	0	0	1																																																																																																														
$A_i'B_i$	0	0	0	1																																																																																																														
$A_iB_i$	1	1	1	0																																																																																																														
$A_iB_i'$	1	1	1	0																																																																																																														
	$S_0'S_1'$	$S_0'S_1$	$S_0S_1$	$S_0S_1'$																																																																																																														
$A_i'B_i'$	0	1	0	0																																																																																																														
$A_i'B_i$	0	0	1	1																																																																																																														
$A_iB_i$	0	0	1	1																																																																																																														
$A_iB_i'$	0	1	0	0																																																																																																														



### Circuit Diagram



### Task

- Design of the digital circuit
- Implementation of the design
- Testing the circuit
- Report writing
  - Name of the experiment
  - Objective
  - Apparatus
  - Design of the circuit
    - Detail design methodology
    - Truth table (if required)
  - Circuit Diagram
  - Experimental data
  - Result and discussion
  - Precautions

Mode of Evaluation

Experiment, Viva and Report

Percentage of Weight

13%

• **Experiment 7**

Title	ALU design
Outline	<ul style="list-style-type: none"> <li>• To design and implement a BCD Adder circuit.</li> <li>• A BCD Adder is a digital combinational circuit that is used for the addition of two numbers in BCD arithmetic's.</li> <li>• Generate Boolean equations for the circuit.</li> <li>• Implement the circuit for according to the Boolean equations.</li> </ul>
Apparatus	<ul style="list-style-type: none"> <li>• 4-bit Binary Full Adder, 74LS283</li> <li>• Quad 2-input AND gate, 74LS08</li> <li>• Quad 2-input OR gate, 74LS32</li> <li>• Digital IC Trainer</li> </ul>
Circuit Diagram	
Task	<ul style="list-style-type: none"> <li>• Design of the digital circuit</li> <li>• Implementation of the design</li> <li>• Testing the circuit</li> <li>• Report writing <ul style="list-style-type: none"> <li>○ Name of the experiment</li> <li>○ Objective</li> <li>○ Apparatus</li> <li>○ Design of the circuit <ul style="list-style-type: none"> <li>▪ Detail design methodology</li> <li>▪ Truth table (if required)</li> </ul> </li> <li>○ Circuit Diagram</li> <li>○ Experimental data</li> <li>○ Result and discussion</li> <li>○ Precautions</li> </ul> </li> </ul>
Mode of Evaluation	Experiment, Viva and Report
Percentage of Weight	10%