A 400 MHz processor was used to execute a benchmark program with the following instruction mix and clock cycle counts:

| Instruction Type | Instruction Count | Clock Cycle Count |
|--------------------|-------------------|-------------------|
| Integer arithmetic | 450000 | 1 |
| Data transfer | 320000 | 2 |
| Floating point | 150000 | 2 |
| Control transfer | 80000 | 2 |

Determine the effective CPI, MIPS rate, and execution time (T) for this program.

Ans:

Effective CPI = (Total clock cycles needed to execute all instructions in the program) / (Instruction count of the entire program)

Here, Total clock cycles needed = $(450000 \times 1) + (320000 \times 2) + (150000 \times 2) + (80000 \times 2)$

Total Instruction count = 450000 + 320000 + 150000 + 80000 = 1000000

Hence, Effective CPI = 1550000/ 1000000 = 1.55

Execution time, T = Total instruction count x CPI x clock cycle duration

= Total instruction count x CPI x (1/clock frequency) ---- {since

1/clock frequency = clock duration)

$$= 1000000 \times 1.55 \times (1/400 \times 10^6)$$

= 0.0038 s

 $MIPS = (clock frequency)/(CPI \times 10^6)$

$$= (400 \times 10^6)/(1.55 \times 10^6) = 258.06$$

Consider the execution of an object code with 2 x 10⁶ instructions on a 400 MHz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles (CPI) needed for each instruction type are given below based on the result of a program trace experiment:

| Instruction Type | CPI | Instruction Mix |
|----------------------------------|-----|-----------------|
| Arithmetic and logic | 1 | 60% |
| Load/ store with cache hit | 2 | 18% |
| Branch | 4 | 12% |
| Memory reference with cache miss | 8 | 10% |