on implicitly specified in an object program. identificus explicite

Physical on Real addresses of identifies the fixed physical storage locations in each memory unit Min.

mapping f: V>R is the Key to successful design of a multilevel memory.

Address-translation:

Virtual address to Real address.

Translation look aside butter

Memory Allocation:

- Non Accomptive allocation:

 1. First fit (n;>n: first occurrance) unpaged system.

 2. Best fit (nj-n: is minimized)

Fig 6.39)

Promptive allocation: (Reallocation)

- 1. Compaction (Fig-6.35)
- 2. Replacement policy (Fig & 36)

Hand Willer Colline d Design method

method 1:

- * Classical method of sequential cincuit
- * Minimize the amount of hardwine in particular by using only [log_P] flipflops.

Method 2:

- * 1 flipflip per state
- of Known as one-hot-method
- * Expensive in terms of +lipflops

FIGT

to to Viot state

* Simplifies CU design and debugging.

State table 11.

-fig 5.4

* mealy machine >- finite state machine. * moore machine

wife ho water

GCD Processons ha Hammali as Fh Fig 5.5 HDZ code for ged ged(in: x,7; out: 2); tregisten XR, YR, TEMPR; (Input data) XR := X; While xx>0 do begin if XR < YR -then begin TEMPR = YR; (Swap YR and XP) YR = XR; XR = TEMPR; end XR:=XR-YR; (Subtract & YR from XR) end · Z= YR; (Output Result) Bend ged; 111 State table of gcd tig 5.6 Handwine implementation of gcd.

One-nor-necime So = 0001 S, = 0010 10 10 10 10 10 10 10 10 10 10 From the (Fig 5.7) D.+= D. (XR>O). (XR>IYR)+D2(XR>O)(XR7/FR) D2+ = D0 (xR>O) · (xR>YR)+D1+D2(XR>O) (XR>YB) D3+ = Do (XR>0) + D2 (XR>0) + D3 Subtract = Do ald at moit of law J Swap = DI Select XY = Do Load XR = Do+D1+P2 Load TR = 00+D1 bonnes of annually

ALL NAND one hot design.

d Design method

method 1:

- * Classical method of sequential cincuit
- * Minimize the amount of hardwine in particular by using only [log_P] flipflops.

rilen with

Method 2:

- * 1 flipflip per state
- + Known as one-hot-method
- * Expensive in terms of flipflops
- * Simplifies CU design and debugging.

State table -Sig 5.4

* mealy machine >- finite state machine.

FIGUR

H WELDING

to to Viole state

* moore machine,

- 1. Construct a P row state table that defines the desired input output behavior.
- 2. Select the minimum numbers for D flipflops and assign a p bit binary code to each state.
- 3. Design a combinational cincuit c that generates the primony output signals (2) and the secondflinting flipflops. Cabhioch . Dz

Fig 5.8) - Excitation table

From excitation table get all the control signal.

Fig 5.9)>ALL-NAND classical design of gcd processor

rights for one original

A RAM is rustenned to as a 2mxw-bit on 2m wond many Organization: The RAM openates as follows: First the to address of the tanget location is triansferred

via address bus to the RAM's address buffer. The address is then processed by address decoder. Which selects the nequired location in the stotrage cell

Fig 6.8) 2-D RAM unit.

Fig 6.8) 2-D RAM unit.

Signal.

Signal.

Semicolducton RAM: 1/girl, and account would con 1 (-14 Red 2) Both bipolar and and Mos technologies used a in RAMs but MOS was dominant in large RAM.

-Two codegonies:

1. SRAM 2. DRAM

Fig 6.9) Static and dignomic RAM cells in MOS technologies.

enter to soil interements it soil

Fig 6.10) - RAM IC Majon external consuction.

* Peak data trans-10 Fig 6:14) > Rambus DRAM interface.

Multilevel memorics:

1-10 (10 W) Semiconductor SRAM - For cache Semiconductor DRAM - For main memory Magnetic disk units for secondary memory.

Split cache | I cache for Instruction

Deache for Data

Fig 6:21)> Common momony hieranchy:

Wintual memory:

The term viritual memory is applied when the main and secondary memories appear to a user program like a single, large, and directly oiddnessable memory.

Three reasons for using virtual memony:

- 1. Tree from the need of cangry out storage alberton perimit efficient sharing of the available space.
- 2. Make programs independent of the configuration and capacity, allow scamless overflow.
 - 3. To achieve very low access time and cost perbit

11.1281

- Propert

1. CPU Registers > Temponary storage for instruction and data 2. Main (Primary memory)

> Fast external memory Stores program on data that are in active use. > Access time 5 on mone clock cycle. B. Secondary memory > Acts as over-flow memony without British Very large in size hatres sends simmed 4. Cache (> Positioned between CPU and main memony. > Access time one to three cycle > Reside on the same IC as the CPU > Essential for high penformance computer. Fig 6.1) creater burde with protected provider

this phanomonal allower recommends with

destructive meadouts (NDRO)

Fig: 6.5 memory restoration of (DRO)

Memories that requires periodic tre-treshing are called dynamic memories.

Static memories does not require refreshing.

A memony is volatile if the loss of power destroys the storted information: Fine man de (Fant

DRAM > High access time, low cost

SRAM -> Low access time, high cost

Dynamic memory refreshing = Data restone in DRO

Fig 6.6) Chanacteristies of memony technologies.

The state of the Anthon morph in situate of the

DO KAM LE 1100 IL IL ELLE DE

log, (block/Line size)

Tag directory size = No. of lines x no. of tag bits.

No. of tag bits = log (MM size conche size)

Communication method: 1. Inthosystem communication:

* Decuns within single computer system.

* Information transfer over distances less than a meter

* Primarily implemented by groups of electrical wines called buses.

* Support parallel, wond by wond data transmission.

2. Intensystem communication:

* Involve communication over much longer distances.

* Eleterical cable, fiber cable, wirieless links.

of Serval (bit by bit) data transmission.

A set of computers and other system components that are linked together over relatively long distances constitute a computer Network.

Fig 71)> Communication within a computer via single showed

Fig 7.2) > Systembus of powerPC 603.

The principle use of system bus is high speed doctationster between CPU and M.

Fig73)> Computers with separate system and IO buses

IO controller penform, serval to parallel on parallel to genial convension.

SCSI (Small Computer System Intenface):

* ANSI (American National Standard Institute) standard IO
Bus.

Bus.

* Transfer data abyte at a time at mates up to 5 MB/s.

- I will be now I live to Bernell you

the state of the state of

Fig 7.4) - SCSI IO bus.

- Samon The tolla mon thomas to be a debrics o

* CPU generally has direct access to both M1 and M2.
Where as it does not have direct access to M3. Fig 6.35) - 1010k Fig 6.40)- Basic structure of cache. Fig 6.41) - look aside and look through organization : rest-demont a participation Mapping: Direct memory mappinghes land of southers landing P.A bits = log (Number of word in MM.)

Number of Blocks in M.M. = Block size MSB log (Number of blacks) bits and identifies the Block number.

Rest bits identifies the world in that block. In P.A bits For cache, Line size = Block size ... cache size No. of lines in cache : Line Size

The pentonmance of an individual memony device is primarily determined by the trate at which information an be read from on whiten into the memory. a usio manting & anti- 32 of A Se

Fig 6.2

Memony retention: Memories cohose content connot be altered on line are ruad only memory (ROM) (Non errasable storage

memories whose content can be changed offline with some difficulty are called programmable read only memony. (PROM)

In some memory the method of reading the memory destoray the stored information; this phenomenon is called destructive readout (DRG)

MIN Wy and OU M>M. > construct pxq array of MN,w ICs, where &p=[N'/N] and q = Tw/w]

Fig 6.11) - Increasing the world size of a RAM by a factor of 9.

Fig 6.12)> " u number of word u u u

Fig 6.13) > Commercial 8Mx86H DRAM Chip.

Tast RAM intenfaces:

Two basic ways to increase the data transfer mate acenoss its external intentace by a factor of S.

- 1. Use a bigger memony world, w= Sn bits can be occassed in one memony cycle In.
- 2. Access more than one world at latime we partition the RAM into 8 pseparate banks Mo, M,, Ms-1.

 The RAMBUS DRAM and Interface:

Transfer memory data at high speed over narrow processor-memory link.

Speedup technique > Syncronous intenface, address intenleaving and caching.

* PCI (Perificial Component Interconnect) which con transmit 4 on 8 bytes words at makes of 500 MB/s on more.

Bus Intenfacing:

Buffer cincuits called bus drivens an recievens are needed to transfer signals to and from the bus respectively.

Trustate buffer (0,1, z (high impedence)) serves as a bus line drivers. (Fig 7.13)

Advantages of trustate legic cincuit:

- · Greatly increase the form In fan Out Limits, permitting large number of devices to be attached on the same line.
- . Support bidirectional transmission over the bus by allowing the same bus connection to serve as an input port and as an output port at different times.