
All Circuits for LAB Exam: 12 Е 11 CLK MR 9 10 11 10 OE LOAD В CLK D7 Q7 **ENT** 16 12 13 14 15 1 2 3 ENP D6 Q6 15 **RCO** D5 Q5 X6 12 11 X5 Q4 D4 Q3 D3 9 12 X4 D2 Q2 & 1D D3 Q3 13 6 ХЗ D1 Q1 D2 Q2 5 14 X2 D1 Q1 D0 Q0 X1 C1/-> D0 Q0



26 27 28 1 2 3 4	IN0 IN1 IN2 IN3	ADD A ADD B ADD C ALE	25 24 23 22
3 4 5 6 7 9 10 11	IN4 IN5 IN6 IN7 START EOC OUTPUT ENABLE CLOCK VCC	2-1MSB 2-2 2-3 2-4 2-5 2-6 2-7 2-8LSB GND	21 20 19 18 8 15 14 17
12 16	VREF(+) VREF(-)		
ADC0809			

