


Name: MASUMI PATEL

ASU ID:1233700977

EEE:591: Lab 4: Two-Stage Compensated Amplifier

1a. Hand Calculations



$$\begin{aligned} k_n' &= 2.7475 \times 10^{-4} \text{ A/V}^2 & k_p' &= 0.9575 \times 10^{-4} \text{ A/V}^2 \\ V_{thn} &= 0.49 \text{ V} & |V_{thp}| &= 0.54 \text{ V} \\ V_{ov} &= 0.2 \text{ V} \end{aligned}$$

Power $P = VI$ max power = 1mW

$$I_m = 2 \times I$$
$$I = 0.5 \text{ mA} = 500 \mu\text{A} \text{ (max current to be used)}$$

Current in bias circuit: $135 \mu\text{A}$

current in diff amp : $53.75 \mu\text{A}$

current in cascode amp: $254.4 \mu\text{A}$

Biasing current

$$I_{bias} = 10 \mu A$$

$$I_D = \frac{1}{2} k_p' \left(\frac{W}{L} \right)_{21} (V_{ov})^2$$

$$\left(\frac{W}{L} \right)_{21} = \frac{10 \times 10^{-6} \times 2}{0.9575 \times 10^{-4} \times 0.04} = 5.22$$

$$L = 600 \text{ nm} \quad \therefore W = 3.133 \mu m \approx 3.15 \mu m$$

~~OK~~

Increasing current in consequent current mirror branches by 3 times

$$\left(\frac{W}{L} \right)_{20} = 3 \times \left(\frac{W}{L} \right)_{21} = 15.66$$

$$L = 600 \text{ nm} \quad W = 9.3 \mu m \approx 9 \mu m$$

$$V_{out} \quad \left(\frac{W}{L} \right)_{21} = \frac{30 \times 10^{-6} \times 2}{2.7475 \times 10^{-4} \times 0.04} = 16.75$$

$$L = 600 \text{ nm} \quad W = 10.05 \mu m$$

4 Therefore

$$\left(\frac{W}{L} \right)_{20} = \left(\frac{W}{L} \right)_{17} = \left(\frac{W}{L} \right)_{14} = \left(\frac{W}{L} \right)_{11}$$

Similarly

$$\left(\frac{W}{L} \right)_{21} = \left(\frac{W}{L} \right)_{18} = \left(\frac{W}{L} \right)_{19} = \left(\frac{W}{L} \right)_{15} = \left(\frac{W}{L} \right)_{16} = \left(\frac{W}{L} \right)_{12} = \left(\frac{W}{L} \right)_{13}$$

Differential amplifier

$$I = \frac{1}{2} k_p' \left(\frac{W}{L} \right)_9 V_{ov}^2$$

$$\left(\frac{W}{L} \right)_9 = \frac{54 \times 10^{-6} \times 2}{2.7475 \times 10^{-4} \times 0.04} = 18.43$$

$$L = 600 \text{ nm} \quad W = 11.058 \mu m$$

$$\left(\frac{W}{L}\right)_7 = \left(\frac{W}{L}\right)_8 = \frac{1}{2} \left(\frac{W}{L}\right)_9 = 9.215$$

$$L = 600\text{nm} \quad W = 5.52\mu\text{m}$$

$$\left(\frac{W}{L}\right)_5 = \left(\frac{W}{L}\right)_6 = \cancel{3} \times \left(\frac{W}{L}\right)_7 = 16.587\mu\text{m}$$

since the only difference is $k_p' = 3k_n'$

→ Cascode biasing

Current in current mirror with transistor 10 is to be multiplied and replicated in cascode branch

$$I_{10} = 36.3\mu\text{A} \quad I_{\text{remain}} = 255\mu\text{A}$$

$$\frac{I_r}{I_{10}} = \frac{254.4}{36.3} = 7.008 \approx 7$$

$$\left(\frac{W}{L}\right)_4 = 7 \times \left(\frac{W}{L}\right)_{10} = 7 \times 7.5\mu = 52.5\mu$$

Similarly

$$\left(\frac{W}{L}\right)_2 = 7 \times \left(\frac{W}{L}\right)_{11} = 7 \times 36 = 252\mu$$

$$\left(\frac{W}{L}\right)_4 = \left(\frac{W}{L}\right)_3 = 7 \times \left(\frac{W}{L}\right)_{12} = 7 \times 10 = 70\mu.$$

Name: MASUMI PATEL

ASU ID:1233700977


1b.

→ Calculate R_c

$$R_2 = \frac{1}{g_{m6}}$$
$$= \frac{V_{ov}}{2I_D} \approx 392 \, \Omega$$


$$C_c = \frac{g_{m1}}{2\pi \times 255 \times 10^{+6}} = \frac{2 \times 17.5 \times 10^{-6}}{0.2}$$
$$= 0.998 \times 10^{-10}$$
$$\approx 100 \, \text{pF}$$

For the capacitance value of 100p F, the phase margin is approximately -180 - (-90)=-90, which is lesser than -120. Thus meeting the design specifications.




Name: MASUMI PATEL
ASU ID:1233700977

1c The two poles value approximately from the simulation is shown below.
Pole 1 is obtained at BW 10Hz and Pole 2 is obtained at BW 100MHz




Name: MASUMI PATEL
ASU ID:1233700977

2a
DC operating points




Final device W/L ratio, resistance and capacitance value




Name: MASUMI PATEL

ASU ID:1233700977

2b Gain vs Frequency and Phase vs Frequency



Phase Margin for different values of capacitance Cc



Name: MASUMI PATEL

ASU ID:1233700977


2c

→ Settling time

$$T = \frac{1}{f_2} \quad f_2 = \frac{1}{2\pi R_L C_{eff}} = \frac{1}{2\pi (392)(100 \times 10^{-12})}$$
$$T = \frac{1}{\frac{1}{2\pi (392)(100 \times 10^{-12})}} = 2.4 \mu s$$

The minimum settling time depends on how fast the amplifier can respond, which is determined by its unity-gain frequency. The higher the unity-gain frequency, the faster the amplifier can settle to its final value.


Settling Time of the amplifier is $1.9674 \approx 2\mu s$



Name: MASUMI PATEL

ASU ID:1233700977

Transient output showing output swing



3a. The sources of discrepancy lie in the settling time as I calculated a settling time of $2.4\mu s$ and the simulation gave me a settling time of $2\mu s$. The RL value I calculated is $392\ \Omega$ but the simulated value is $285\ \Omega$.

b. I was able to achieve all parameters. \Rightarrow My I_D of $0.423mA$ is less than $0.5mA$, my DC Gain of $89.86dB$ is greater than $70dB$, my output swing of $1.36V$ is greater than $1.3V$ peak to peak

c. To achieve higher bandwidth, we can reduce the value of compensation capacitance (C_c) but the trade off is that our phase margin will reduce.