
EEE:591: Lab 4: Two-Stage Compensated Amplifier

1a. Hand Calculations




$\frac{k_{1}=2.7475\times10^{-4}}{V_{1}}$ $\frac{10^{-4}}{V_{1}}$ $\frac{10^{-4}}{$	
Power P= VI man power = 1 mw 1m = 2 x I I = 0.5 m A = 500 µ A (man current do be us	20
current in lois circuit: 135 MA current in diff amp: \$3.75 \times \frac{5}{4} \times \fr	


Bissing will	M T W T	1 5 6
16im = 10 MA	Date	YOUVA
$I_{0} = \frac{1}{2} k_{p}' \left(\frac{W}{U} \right)_{2} \left(V_{0N} \right)^{2}$ $W = \frac{10 \times 10^{-6} \times 2}{0.9575 \times 10^{-4} \times 0.04} = 5.2$	- 2	
L=600mm : " W= 3.133 \ 3.15,	ım	
The consequent in consequent		
Increasing current in consequent cue branches by 3 times	rent mi	rrol
$\frac{\left(\frac{W}{U}\right)_{10}}{\left(\frac{W}{U}\right)_{12}} = \frac{3 \times \left(\frac{W}{U}\right)_{12}}{\left(\frac{W}{U}\right)_{12}} = \frac{15.66}{1}$		
$L = 600 \text{ nm} \qquad W = 9.3 \text{ µm}$		
- Nout (W) 30×10-6×2	16:45	
1 L=600nm W= 10.05 Mm		
Therefore $ \frac{1}{L} \left(\frac{N}{L} \right)_{20} = \left(\frac{N}{L} \right)_{17} = \left(\frac{N}{L} \right)_{14} = \left(\frac{N}{L} \right)_{17} $	Marie L	
einitarly	v) = (1	~)=(\v) -),\v(\v)_B ~/
Differential amplifier	W 10 1 10 1	
	· . 43	

(L) 7 (L) 8 2 (E) 9
The second of th
L=600nm W= 5.52 m
$\left(\frac{W}{L}\right)_{5} - \left(\frac{W}{L}\right)_{6} = 88893 \times \left(\frac{W}{L}\right)_{4} = 16.587 \mu m$
sine the only difference is $kp' = 3kn$
-> Cascado de iniciona
-> Cascode loiasing
Consider in consider maries a shifty transpirity to
is to be multiplied and replicated in cascocle branch
cascocle branch
A STATE OF THE PARTY OF THE STATE OF THE STA
In = 36.3 MA Iremain = 255 MA
result 2 long 2.12 = (x) rem US) n 3 A
Ir 254.4 - J.008 \$ 7
Ir 254.4 - J.00x x 7 IID 36.3
TADIOR SIGNERS IN SI
(W) = 7x(W) - 7x754 = 5254
$\frac{\left(\frac{W}{L}\right)_{1}}{\left(\frac{L}{L}\right)_{0}} = \frac{7\times\left(\frac{W}{L}\right)}{\left(\frac{L}{L}\right)_{0}} = \frac{7\times7}{1\times7} = \frac{525}{1}$
and the second s
Similarly
$\frac{\left(\mathcal{W}\right)}{\left(\mathcal{U}\right)_{2}} = \frac{7 \times \left(\mathcal{W}\right)}{\left(\mathcal{U}\right)_{11}} = \frac{7 \times 36}{1} = 252 \mu$
(1)2 (1)11
$ \frac{\left(N\right)_{4}}{\left(1\right)_{4}} = \frac{\left(N\right)_{2}}{\left(1\right)_{12}} = \frac{7\times\left(N\right)_{12}}{\left(1\right)_{12}} = 7\times\left(N\right)_$
(L)4 - (L)3 - (L)12


1b.




For the capacitance value of 100p F, the phase margin is approximately -180 - (-90)=-90, which is lesser than -120. Thus meeting the design specifications.




1c The two poles value approximately from the simulation is shown below. Pole 1 is obtained at BW 10Hz and Pole 2 is obtained at BW 100MHz



2a DC operating points



Final device W/L ratio, resistance and capacitance value




2b Gain vs Frequency and Phase vs Frequency



Phase Margin for different values of capacitance Cc




2c




The minimum settling time depends on how fast the amplifier can respond, which is determined by its unity-gain frequency. The higher the unity-gain frequency, the faster the amplifier can settle to its final value.

Settling Time of the amplifier is $1.9674 \simeq 2us$



Transient output showing output swing



3a. The sources of discrepancy lie in the settling time as I calculated a settling time of 2.4us and the simulation gave me a settling time of 2us. The RL value I calculated is 392 ohm but the simulated value is 285 ohm.

b. I was able to achieve all parameters. =) My ID of 0.423mA is less than 0.5mA, my DC Gain of 89.86dB is greater than 70dB, my output swing of 1.36V is greater than 1.3V peak to peak

c.To achieve higher bandwidth, we can reduce the value of compensation capacitance (Cc) but the trade off is that our phase margin will reduce.