


# **EEE 591: Analog Integrated Circuits** **Differential amplifier with active load**

## Hand calculations

→ To set o/p DC voltage  
 We need to choose proper  $I_B$  for differential pair which sets drain current. The load transistor ~~can~~ contribute to  $V_{out}$  which is adjusted by adjusting W/L length to ensure desired o/p

→ Gain eqn



$$V_x = -g_{mn} (r_{on} || r_{op}) V_{in}$$

$$V_x = -\frac{g_{mn}}{g_{mp}} V_{in}$$

$$V_o = -g_{mn} (r_{on} || r_{op}) (-V_{in}) + -g_{mp} (r_{on} || r_{op}) (V_x)$$

$$V_o = -g_{mn} (r_{on} || r_{op}) (-V_{in}) + g_{mp} (r_{on} || r_{op}) \left( \frac{g_{mn}}{g_{mp}} \right) V_{in}$$

$$= g_{mn} (r_{on} || r_{op}) (V_{in}) + g_{mn} (r_{on} || r_{op}) V_{in}$$

$$\frac{V_o}{V_{in}} = 2 g_{mn} V_{in} (r_{on} || r_{op}) = \text{Gain}$$


→ Calc  $g_m = \frac{2 I_D}{V_{ov}} = \frac{2 \times 84.5 \mu A}{0.2} = 845 \mu S$

Since  $I_B = 169 \mu A$ ,  $\therefore I_D = \frac{I_B}{2} = 84.5 \mu A$

calc  $r_{on}$

$$r_{on} = \frac{1}{\lambda_n I_D} = \frac{1}{126 \times 10^{-3} \times 84.5 \mu} = 93.92 k\Omega$$

$$r_{op} = \frac{1}{\lambda_p I_D} = \frac{1}{76 \times 10^{-3} \times 84.5 \mu} = 155.71 k\Omega$$



$$k_n' = 2.7475 \times 10^{-4} \text{ A/V}^2$$

$$V_{tn} = 0.49 \text{ V}$$

$$V_{ov} = 0.15 \text{ V}$$

for  $W_{5,6}$

$$I_D = \frac{1}{2} k_n' \left( \frac{W}{L} \right) (V_{ov})^2$$

$$\therefore \frac{W}{L} = \frac{I_D \times 2}{k_n' \times V_{ov}^2} = \frac{169 \times 10^{-6} \times 2}{2.7475 \times 10^{-4} \times (0.15)^2} = 51.8$$

$$\therefore W = 30.9 \mu\text{m} \text{ and } L = 600 \text{ nm}$$

for  $W_{1,2}$

$$I_D = \frac{1}{2} k_n' \left( \frac{W}{L} \right) (V_{ov})^2$$

$$\frac{W}{L} = \frac{84.5 \times 10^{-6} \times 2}{2.7475 \times 10^{-4} \times (0.15)^2} = 25.9$$

$$\therefore W = 15.56 \mu\text{m} \text{ and } L = 600 \text{ nm}$$


for  $W_{3,4}$

$$I_D = \frac{1}{2} k_p' \left( \frac{W}{L} \right) (V_{ov})^2$$


$$\frac{W}{L} = \frac{84.5 \times 10^{-6} \times 2}{0.9575 \times 10^{-4} \times (0.15)^2} = 74.4$$

$$\therefore W = 44.6 \mu\text{m} \text{ and } L = 600 \text{ nm}$$

The schematic diagram:



## Differential Amplifier:



## Bandwidth calc

→ Differential amplifier


$$R_{out} = (r_{on} || r_{op}) = \frac{r_{on} \times r_{op}}{r_{on} + r_{op}} = \frac{93.92 \times 155.71}{93.92 + 155.71} = 58.58 k\Omega$$

$C_{out} = 1 pF$  (given)


$$BW = \frac{1}{2\pi R_{out} C_{out}} = \frac{1}{2\pi \times 58.58 \times 10^3 \times 10^{-12}}$$

$$= \frac{1}{3.677 \times 10^{-7}} \approx 2.72 \times 10^6 \text{ Hz} \approx 2.72 \text{ MHz}$$

## Gain and Phase vs Frequency




## Transient response for 1mV amplitude



NAME: MASUMI PATEL  
ASU ID:1233700977


The output starts clipping when  $V_{swing} > 1.29072V$




NAME: MASUMI PATEL  
ASU ID:1233700977



Before offset was applied



After 5mv DC offset was applied



We observe that change in DC input offset even by slight margins leads to change in DC output voltage



→ DC offset changed applied 5mV

Let  $V_o = A_d \times V_{in}$   
 now  $V_{in} = V_{in} + 5\text{mV}$

$$V_{on} = A_d \times (V_{in} + 5\text{mV})$$


$$V_{on} = A_d V_{in} + A_d 5\text{mV}$$



$$V_{on} = V_o + A_d 5\text{mV}$$

∴  $V_o$  changes by a margin of  $(A_d 5\text{mV}) = 53\text{dB} \times 5\text{mV}$   
 $= 2.23\text{mV}$   
 $\therefore V_{out} = 802.23\text{mV}$

The simulation results for the differential amplifier revealed that the gain remained stable at low frequencies, as expected, before rolling off due to parasitic capacitance, with the -3 dB bandwidth aligning closely with our calculated estimates using Bandwidth was 2.72Mhz. The phase response indicated a smooth transition from 0° to approximately -180°, suggesting good stability. When applying a 1 mV differential input signal, the output mirrored the input accurately, exhibiting minimal distortion. However, as the input signal was increased, clipping occurred, illustrating the amplifier's limitations when pushed beyond its linear operating range. Introducing a 5 mV DC offset resulted in a calculated output voltage of 802.33 mV, which was slightly different from the simulation result of 802.3, highlighting potential non-ideal behaviors in the circuit. Overall, while the differential amplifier performed well within its expected parameters, the observed clipping and offset discrepancies emphasize the need for careful design considerations in real-world applications to maintain signal integrity and ensure precision.

## Common Mode:





→ Common mode


$$g_{m2} = \frac{2 I_D}{V_{OV}} = \frac{2 \times 84.5 \mu}{0.2} = 845 \mu S$$

$$g_{os} = \frac{I_D}{V_n} = \frac{84.5}{4.75} = 1.778 \mu S$$

$$A_{cm} = \frac{g_{os}}{2 g_{m2}} = \frac{1.778}{2 \times 84.5} = 0.0105$$
$$= -20.55 \text{ dB}$$


$$CMRR = A_{v0} - A_{cm} = -20.55 - 33 = -52.55 \text{ dB}$$

## Finding Vocm from Vicm value via simulation



Ideally,  $V_{ocm}$  should not change for any change in  $V_{icm}$ . However, as we observe in simulation that  $V_{ocm}$  changes for change in  $V_{icm}$  until  $V_{ocm} = V_{dd}/2$ .


Common mode gain with Dc voltage increased by 0.5V  
0.5 V changes in  $V_{icm}$  leads to 0.16mV change in  $V_{ocm}$



CMRR:


NAME: MASUMI PATEL  
ASU ID:1233700977

## Circuit





## Common mode gain




The analysis of the differential amplifier revealed critical insights into its performance regarding common mode voltages and rejection capabilities. By calculating the input common mode voltage (VICM) and output common mode voltage (VOCM), we derived the common mode gain, indicating the amplifier's effectiveness in rejecting unwanted common mode signals. Upon increasing VICM by 0.5 V, the calculated VOCM increases with increase in VICM until VOCM reaches a value of  $V_{dd}/2$  after which the value is stable was compared with simulation results, showing the values were close. The CMRR versus frequency plot illustrated a strong rejection of common mode signals at lower frequencies, consistent with expectations, but showed a decline at higher frequencies due to bandwidth limitations and phase shifts. This decline emphasizes the amplifier's susceptibility to noise in high-speed applications, underscoring the importance of robust design considerations to maintain performance. Overall, the results affirm the amplifier's capability to handle common mode inputs effectively, while highlighting areas for potential improvement in high-frequency scenarios.


## Supply Rejection

NAME: MASUMI PATEL  
ASU ID:1233700977


## PSRR+ circuit



## PSRR- circuit




## Vs\_noise and vos\_noise



NAME: MASUMI PATEL  
ASU ID:1233700977

## As\_noise gain for PSRR+



→ PSRR


$$PSRR = -20 \log_{10} \left( \frac{\Delta V_{out}}{\Delta V_{ps}} \right)$$

$\Delta V_{out}$  = differential gain  
 $\Delta V_{ps}$  = noise in power supply


since the differential gain is unity

$$PSRR = -20 \log_{10} \left( \frac{1}{\Delta V_{ps}} \right)$$
$$\Delta V_{ps} = \frac{\text{amplitude of } v_{os\text{-noise}}}{\text{amplitude of } v_{s\text{-noise}}} = \frac{491\text{mV}}{601\text{mV}} = 0.801$$
$$PSRR = -20 \log_{10} \left( \frac{1}{0.801} \right) = -17.5 \text{ dB}$$

# PSSR+




$As\_noise$ ,  $Ad$  and  $PSSR-$



NAME: MASUMI PATEL  
ASU ID:1233700977

## PSSR-



## Conclusion:

The lab experiment on the differential amplifier provided valuable insights into its performance across key parameters. The amplifier exhibited a high DC gain and maintained effective operation across a range of frequencies, as demonstrated by its bandwidth capabilities. The high CMRR confirmed its efficiency in rejecting common-mode signals, which is essential for minimizing interference. However, the asymmetry in transistor characteristics relative to power and ground influenced the differences observed in PSRR+ and PSRR-, underlining how circuit topology and device mismatches can impact performance. The experiment emphasized the significance of optimizing power supply design to closely approach ideal conditions, which could enhance PSRR and overall stability. These findings underscore the need to consider both circuit configuration and component characteristics to achieve optimal results in future amplifier designs.