

EEE 591:Analog Integrated Circuits Differential amplifier with active load

Hand calculations




Tydd Ydd	Vdq
	S Vont
$kn' = 2.7475 \times 10^{4} \text{A/V}^{2}$ $V4n = 0.49V$ $Voy = 0.15V$ $Voy = 0.15V$ $Voy = 1 \times 10^{4} \times $	$\frac{Kp' = 0.9575 \times 10^{-4} \text{A/V}^2}{\text{V+p= 0.54V}}$
$\frac{1}{L} = \frac{10x^2}{kh \times Vov^2}$ $\frac{1}{L} = \frac{10x^2}{kh \times Vov^2}$	169 x 10 ⁻⁶ x 2 51.8 2-4475 x 10 ⁻⁴ x (0.13) ²
for W_1 , 2 $I_D = \frac{1}{2} \frac{kn'}{L} \left(\frac{W}{L} \right) (V_{OV})^2$ $W = \frac{94.5 \times 10^{-6} \times 2}{2.7475 \times 10^{-4} \times (0.15)^2}$ $W = \frac{15.56 \mu m}{2.56 \mu m} \text{ and } \frac{1}{2.56 \mu m}$	
$ \begin{array}{c} \text{for W3,4} \\ \text{ID} = \frac{1}{2} \text{ Pp} \left(\frac{W}{L} \right) \left(\frac{V_{OV}}{2} \right)^{2} \\ W = 84.5 \times 10^{6} \times 2 \\ L = 0.95 + 5 \times 10^{4} \times (0.15)^{2} \\ \vdots \qquad W = 44.6 \mu \text{m} \text{and} \end{array} $	14.4 L2 600mm


The schematic diagram:



Differential Amplifier:




Bandwidth calc




Gain and Phase vs Frequency




Transient response for 1mV amplitude




The output starts clipping when Vswing>1.29072V




Before offset was applied



After 5mv DC offset was applied





We observe that change in DC input offset even by slight margins leads to change in DC output voltage




The simulation results for the differential amplifier revealed that the gain remained stable at low frequencies, as expected, before rolling off due to parasitic capacitance, with the -3 dB bandwidth aligning closely with our calculated estimates using Bandwidth was 2.72Mhz. The phase response indicated a smooth transition from 0° to approximately -180°, suggesting good stability. When applying a 1 mV differential input signal, the output mirrored the input accurately, exhibiting minimal distortion. However, as the input signal was increased, clipping occurred, illustrating the amplifier's limitations when pushed beyond its linear operating range. Introducing a 5 mV DC offset resulted in a calculated output voltage of 802.33 mV, which was slightly different from the simulation result of 802.3, highlighting potential non-ideal behaviors in the circuit. Overall, while the differential amplifier performed well within its expected parameters, the observed clipping and offset discrepancies emphasize the need for careful design considerations in real-world applications to maintain signal integrity and ensure precision.

Common Mode:









E 4 12	The Lord	Date:	YO
- Cx	mmon mode		
	gm2 = 2 10 =	2 × 84.5 M = 845 MS 0.2	
	VoV	0.2	
	905 = ID =	84.5 = 1.778 MS 4.75	
A	cm = gos =	1.778 - 0.0105 2×84.5 = -20.55d	B
	1 St 18 7 31 31 311	20.55 - 33 = -52.55	

Finding Vocm from Vicm value via simulation




Ideally, Vocm should not change for any change in Vicm. However, as we observe in simulation that Vocm changes for change in Vicm until Vocm = Vdd/2.

Common mode gain with Dc voltage increased by 0.5V 0.5 V changes in Vicm leads to 0.16mV change in Vocm




CMRR:

Circuit




Common mode gain




The analysis of the differential amplifier revealed critical insights into its performance regarding common mode voltages and rejection capabilities. By calculating the input common mode voltage (VICM) and output common mode voltage (VOCM), we derived the common mode gain, indicating the amplifier's effectiveness in rejecting unwanted common mode signals. Upon increasing VICM by 0.5 V, the calculated VOCM increases with increase in VICM until VOCM reaches a value of Vdd/2 after which the value is stable was compared with simulation results, showing the values were close. The CMRR versus frequency plot illustrated a strong rejection of common mode signals at lower frequencies, consistent with expectations, but showed a decline at higher frequencies due to bandwidth limitations and phase shifts. This decline emphasizes the amplifier's susceptibility to noise in high-speed applications, underscoring the importance of robust design considerations to maintain performance. Overall, the results affirm the amplifier's capability to handle common mode inputs effectively, while highlighting areas for potential improvement in high-frequency scenarios.

Supply Rejection


PSRR+ circuit




PSRR- circuit



Vs_noise and vos_noise




As_noise gain for PSRR+




\rightarrow	P3SR
	PSRR = -20 log (Nout) No (AVps)
	AVout = differential gains AVPS = noise in power supply
	sime the differential gain is unity
	$PSSR = -20 log_{10} \left(\frac{1}{\Delta VPS}\right)$
	DVps = amplitude of vos. noise - 491mV - 0.601 amplitude of vs. noise 601mV
	PSSR = -20 log (1) = -17.5 dB


PSSR+



As_noise, Ad and PSRR-



PSSR-



Conclusion:

The lab experiment on the differential amplifier provided valuable insights into its performance across key parameters. The amplifier exhibited a high DC gain and maintained effective operation across a range of frequencies, as demonstrated by its bandwidth capabilities. The high CMRR confirmed its efficiency in rejecting common-mode signals, which is essential for minimizing interference. However, the asymmetry in transistor characteristics relative to power and ground influenced the differences observed in PSRR+ and PSRR-, underlining how circuit topology and device mismatches can impact performance. The experiment emphasized the significance of optimizing power supply design to closely approach ideal conditions, which could enhance PSRR and overall stability. These findings underscore the need to consider both circuit configuration and component characteristics to achieve optimal results in future amplifier designs.