

1.

SN74LVC


$V_{OH}$	2.3V
$I_{OH}$	-24mA
$V_{OL}$	0.55V
$I_{OL}$	24mA

FPGA

$V_{IH}$	2.0V
$I_{IH}$	10μA
$V_{IL}$	0.8V
$I_{IL}$	-10μA




2.



$$I_{IH} = 0.1\text{mA} \quad 26\text{mA} \hat{=} \text{high} = 26$$

$$I_{OL} = -0.4\text{mA} \quad 24\text{mA} \hat{=} \text{low} = 60$$



$$2.6\text{m} + 20\mu(x-1) = 0.02\text{m} \cdot x$$

$$0.0026 = 20 \cdot 10^{-6}(x-1) + 20 \cdot 10^{-6} \cdot x$$

$$x = 65$$

$$0.0024 = 20 \cdot 10^{-6}(x-1) + 0.0004 \cdot x$$


$$x = 57 \rightarrow \text{low, low, low, low, low}$$

3. a)  $\overline{(\overline{x\overline{y}})}(\overline{y\overline{z}}) = F$


$(\overline{x\overline{y}}) + (y\overline{z}) = F$  Les minterms est que le double de prime disparait

$\overline{x\overline{y}} + y\overline{z} = F$


b)



c)



4.



On mets 0 à D pas ça active l'une 1  
1 à D pas ça active l'une 2