

Lab₁

- ♣ First, we write code to Toggle port A pin 13.
 - o Code:

```
an-in-depth
 Abdelrahman Matarawy
 /Mastering_Embedded System online diploma
typedef volatile unsigned int vuint32 t;
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>
// register address
#define GPIOA_BASE 0x40010800
#define GPIOA_CRH *(volatile uint32_t *)(GPIOA_BASE + 0x04)
#define GPIOA_ODR *(volatile uint32_t *)(GPIOA_BASE + 0x0C)
int main(void)
    //Init GPIOA
   GPIOA_CRH &= 0xFF0FFFFF;
    GPIOA CRH |= 0x00200000;
        GPIOA_ODR |= 1<<13 ;
        for (int i = 0; i < 5000; i++); // arbitrary delay
        GPIOA_ODR &= ~(1<<13) ;
        for (int i = 0; i < 5000; i++); // arbitrary delay
```

 As default this code shouldn't be Run as we aren't adjusting the clock of the MCU But in TRM we found that...

```
Clock configuration register (RCC_CFGR)

Address offset: 0x04


Reset value: 0x0000 0000
```

```
Set and cleared by hardware to indicate which clock source is used as system clock.


00: HSI oscillator used as system clock
01: HSE oscillator used as system clock
10: PLL used as system clock
11: not applicable

Bits 1:0 SW: System clock switch
Set and cleared by software to select SYSCLK source.
Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock
01: HSE selected as system clock
10: PLL selected as system clock
11: not allowed
```




o The Clock system RCC of this code will be as default



"HIS work as default so HCLK, PCLK1 and PCLK2 work as default 8MHZ"

Output of this code:




Pins: 0x00002000


ngs: Clock Disabled

- ♣ Second, we need to enable Clock.
 - o Code:

```
//Abdelrahman Matarawy
//Mastering_Embedded System online diploma
        typedef volatile unsigned int vuint32_t;
28 #include <stdint.h>
29 #include <stdlib.h>
 30 #include <stdio.h>
 31 // register address
32 #define GPIOA_BASE 0x40010800
33 #define GPIOA_CRH *(volatile uint32_t *)(GPIOA_BASE + 0x04)
34 #define GPIOA_ODR *(volatile uint32_t *)(GPIOA_BASE + 0x0C)
36 #define RCC_BASE 0x40021000
37 #define RCC_APB2RSTR *(volatile uint32_t *)(RCC_BASE + 0x18)
 39⊖ int main(void)
               //init CLK for GPIOA
 41
               //ioit CLK for GPIDA
// Bit 2 IOPARST: IO port A reset
// Set and cleared by software.
// 0: No effect
// 1: Reset IO port A
 42
 43
44
 46
47
48
49
50
51
52
              RCC_APB2RSTR |= 1<<2;
                //Init GPIOA
              GPIOA_CRH &= 0xFF0FFFFF;
GPIOA_CRH |= 0x00200000;
                     GPIOA_ODR |= 1<<13 ; for (\bar{i}nt i = 0; i < 5000; i++); // arbitrary delay GPIOA_ODR &= ~(1<<13) ; for (\bar{i}nt i = 0; i < 5000; i++); // arbitrary delay
```

o Output:





LAB2

(Change SYSCLK, HCLK, PCLK1 and PCLK2 wit different frequencies)

- 1) Configure Board to run with the Following rates:
 - 1. APB1 Bus frequency 4MHZ
 - 2. APB2 Bus frequency 2MHZ
 - 3. AHB frequency 8 MHZ
 - 4. SysClk 8 MHZ
 - 5. Use only internal HSI_RC
 - o Code:

```
### CC_CFGR *(volatile uint32_t *)(RCC_BASE + 0x18)

define RCC_CFGR *(volatile uint32_t *)(RCC_BASE + 0x94)

int main(void)

{
    //init CLK for GPIOA
    // Bit 2 10PARST: 10 port A reset
    // Set and cleared by software.
    // 8: No effect
    // 1: Reset 10 port A
    RCC_APBZRSTR |= 1

### CC_CPB & 0xfF0FFFFF;

GPIOA_CRH & 0xfF0FFFFFF;

GPIOA_CRH & 0xfF0FFFFF;

GPIOA_CRH & 0xfF0FFFFFF;

GPIOA_CRH & 0xfF0FFFFF;

GPIOA_CRH & 0xfF0FFFFFFF;

GPIOA_CRH & 0xfF0FFFFF;

GPIOA_CRH & 0xfF
```


Output Frequency:

```
OSC: 12.000000 MHz RTCCLK: 32.768 kHz HCLK: 8.000000 MHz
OCS32: 32.768 kHz MCO: 0.000000 MHz PCLK1: 4.000000 MHz
HSI_RC: 8.000000 MHz IWDGCLK: 32.768 kHz PCLK2: 2.000000 MHz
LSI_RC: 32.768 kHz USBCLK: 2.666666 MHz TIMXCLK: 8.000000 MHz
SYSCLK: 8.000000 MHz ADCCLK: 1.000000 MHz TIMTCLK: 4.000000 MHz
```

2) Configure Board to run with the Following rates:

- 1. APB1 Bus frequency 16MHZ
- 2. APB2 Bus frequency 8MHZ
- 3. AHB frequency 32 MHZ
- 4. SysClk 32 MHZ
- 5. Use only internal HSI_RC

Output frequency:



o Code: