

PONTIFICIA UNIVERSIDAD CATÓLICA DEL PERU
FACULTAD DE ESTUDIOS GENERALES CIENCIAS



Resolución Experiencia 1 y Experiencia 2

SEGUNDO LABORATORIO DISEÑO DIGITAL

ALUMNO:

MATEO GUERRERO ISUIZA

CÓDIGO:

20191867

HORARIO:

0441

PROFESOR:

Flores Espinoza, Donato Andrés

2020-1

Lima, 21 de Septiembre, 2020

Experiencia Práctica Parcial N°1

Describa un circuito de 3 entradas a, b, c y 2 salidas, f, g, cada una de 1 bit, que realice las siguientes funciones:

- f vale '1' cuando las 3 entradas combinadas representan números primos.
- g vale '0' cuando las 3 entradas combinadas, representan múltiplos de 2 (aclaración 0 es múltiplo de 2).

Tabla de Verdad

N	a	b	c	f	g
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	1	0
3	0	1	1	1	1
4	1	0	0	0	0
5	1	0	1	1	1
6	1	1	0	0	0
7	1	1	1	1	1

Mapa de Karnaugh

Con f

a / bc	00	01	11	10
0	0	0	1	1
1	0	1	1	0

$$f = (a + b)(a' + c)$$

Con g

a / bc	00	01	11	10
0	0	1	1	0
1	0	1	1	0

$$g = c$$

Experiencia A

Circuito en VHDL

Quartus Prime Lite Edition - F:/PUCP/2020-2/Diseño_Digital/Lab/Lab_2/EXP1A/circuitoex1 - circuitoex1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy Entity: Instance

MAX 10: 10M50DAF484C7G

circuitoex1

Compilation Report - circuitoex1

IP Catalog

Installed IP

Project Directory

No Selection Available

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Tasks Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

TimeQuest Timing Analysis

EDA Netlist Writer

Edit Settings

```

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
-- Autor: Mateo Guerrero Isuiza
-- Email: a20191867@pucp.edu.pe
-- Entidad: Pontificia Universidad Católica del Perú
-- Facultad: Estudios Generales Ciencias (EE.GG.)
-- Curso: IIEE04 - Diseño Digital
-- Historia de Versión:
-- Versión 1.0 (14/09/2020) - Mateo Guerrero Isuiza

library ieee;
use ieee.std_logic_1164.all;

entity circuitoex1 is
    port (signal a,b,c : in std_logic;
          signal f,g : out std_logic);
end circuitoex1;

architecture logica of circuitoex1 is
begin
    f <= (a or b) and (not(a) or c);
    g <= c;
end logica;

```

Messages

Type ID Message

286030 Timing-Driven Synthesis is running

16010 Generating hard_block partition "hard_block:auto_generated_inst"

21057 Implemented 6 device resources after synthesis - the final resource count might be different

Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

System Processing (10)

Ln 1 Col 1 VHDL File

100% 00:00:17

Windows taskbar: Escribe aquí para buscar

System tray: ESP 06:28 p. m. 21/09/2020

Quartus Prime Lite Edition - F:/PUCP/2020-2/Diseño_Digital/Lab_2/EXP1A/circuitoex1 - circuitoex1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

circuitoex1

Project Navigator

Entity:Instance

MAX 10: 10M50DAF484C7G

circuitoex1

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

Flow Status	Success
Quartus Prime Version	15.1.0.0
Revision Name	circuitoex1
Top-level Entity Name	circuitoex1
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Preliminary
Total logic elements	1
Total combinational functions	1
Dedicated logic registers	0
Total registers	0
Total pins	5
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Tasks: Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - TimeQuest Timing Analysis
 - EDA Netlist Writer
 - Edit Settings

Messages


Type	ID	Message
Information	286030	Timing-Driven Synthesis is running
Information	16010	Generating hard_block partition "hard_block:auto_generated_inst"
Information	21057	Implemented 6 device resources after synthesis - the final resource count might be different
Information		Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings



System Processing (10)

100% 00:00:17

Escribe aquí para buscar

06:28 p. m. 21/09/2020





Experiencia B

Quartus Prime Lite Edition - C:/Users/ANDREA/Desktop/Lab_2/EXP1B/circuitoex1 - circuitoex1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity Instance

MAX 10: 10M50DAF484C7G

circuitoex1

Tasks Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - TimeQuest Timing Analysis
 - EDA Netlist Writer
 - Edit Settings

```
12 library ieee;
13 use ieee.std_logic_1164.all;
14
15 entity circuitoex1 is
16 port (signal a,b,c : in std_logic;
17       signal f,g : out std_logic);
18 end circuitoex1;
19
20 architecture Logica of circuitoex1 is
21 signal abc: std_logic_vector(2 downto 0);
22 begin
23   abc <= a & b & c;
24   with abc select
25     f <= '0' when "000",
26         '0' when "001",
27         '1' when "010",
28         '0' when "011",
29         '1' when "100",
30         '0' when "101",
31         '0' when "110",
32         '1' when "111",
33         '-' when others;
34   with abc select
35     g <= '0' when "000",
36         '1' when "001",
37         '0' when "010",
38         '1' when "011",
39         '0' when "100",
40         '1' when "101",
41         '0' when "110",
42         '1' when "111",
43         '-' when others;
44 end logica;
```

Messages

Type ID Message

- 286030 Timing-Driven Synthesis is running
- 16010 Generating hard_block partition "hard_block:auto_generated_inst"
- 21057 Implemented 6 device resources after synthesis - the final resource count might be different
- Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

System Processing (10)

100% 00:00:17

Escribe aquí para buscar

Quartus Prime Lite Edition - C:/Users/ANDREA/Desktop/Lab_2/EXP1B/circuitoex1 - circuitoex1

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator Hierarchy

Entity Instance

MAX 10: 10M50DAF484C7G

circuitoex1

Tasks Compilation

Task

- Compile Design
 - Analysis & Synthesis
 - Fitter (Place & Route)
 - Assembler (Generate program)
 - TimeQuest Timing Analysis
 - EDA Netlist Writer
 - Edit Settings

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary

Flow Status: Success

Quartus Prime Version: 15.1.0.4

Revision Name: circuito

Top-level Entity Name: circuito

Family: MAX 10

Device: 10M50C

Timing Models: Prelim

Total logic elements: 1

Total combinational functions: 1

Dedicated logic registers: 0

Total registers: 0

Total pins: 5

Total virtual pins: 0

Total memory bits: 0

Embedded Multibit 9-bit elements: 0

Total memory bits: 0

UFM blocks: 0

ADC blocks: 0

Messages


Type ID Message

- 286030 Timing-Driven Synthesis is running
- 16010 Generating hard_block partition "hard_block:auto_generated_inst"
- 21057 Implemented 6 device resources after synthesis - the final resource count might be different
- Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

System Processing (10)

100% 00:00:17

Escribe aquí para buscar



Experiencia Práctica Parcial N°2

N	A	Caracter	g	f	e	d	c	b	a
0	0000	0	1	0	0	0	0	0	0
1	0001	1	1	1	1	1	0	0	1
2	0010	2	0	1	0	0	1	0	0
3	0011	3	0	1	1	0	0	0	0
4	0100	4	0	0	1	1	0	0	1
5	0101	5	0	0	1	0	0	1	0
6	0110	6	0	0	0	0	0	1	0
7	0111	7	1	1	1	1	0	0	0
8	1000	8	0	0	0	0	0	0	0
9	1001	9	0	0	1	1	0	0	0
10	1010	A	0	0	0	1	0	0	0
11	1011	b	0	0	0	0	0	1	1
12	1100	C	1	0	0	0	1	1	0
13	1101	d	0	1	0	0	0	0	1
14	1110	E	0	0	0	0	1	1	0
15	1111	F	0	0	0	1	1	1	0

library ieee;

use ieee.std_logic_1164.all;

entity exp2 is

port (signal x,y,z,w : IN std_logic;

signal a,b,c,d,e,f,g : OUT std_logic);

end exp2;

architecture logica of exp2 is

signal xyzw : std_logic_vector(3 downto 0);

begin

xyzw <= x & y & z & w;

with xyzw select

a <= '0' when "0000",

'1' when "0001",

'0' when "0010",

'0' when "0011",

'1' when "0100",

'0' when "0101",

'0' when "0110",

'0' when "0111",

'0' when "1000",

'0' when "1001",

'0' when "1010",

'1' when "1011",

'0' when "1100",

'1' when "1101",

'0' when "1110",

'0' when "1111",

'-' when others;

with xyzw select

b <= '0' when "0000",

'0' when "0001",

'0' when "0010",

'0' when "0011",

'0' when "0100",

'1' when "0101",

'1' when "0110",

'0' when "0111",

'0' when "1000",

'0' when "1001",

'0' when "1010",

'1' when "1011",

'1' when "1100",

'0' when "1101",

'1' when "1110",

'1' when "1111",

'-' when others;

with xyzw select

c <= '0' when "0000",

'0' when "0001",

'1' when "0010",

'0' when "0011",

'0' when "0100",

'0' when "0101",

'0' when "0110",

'0' when "0111",

'0' when "1000",

'0' when "1001",

'0' when "1010",

'0' when "1011",

'1' when "1100",

'0' when "1101",

'1' when "1110",

'1' when "1111",

'-' when others;

with xyzw select

d <= '0' when "0000",

'1' when "0001",

'0' when "0010",

'0' when "0011",

'1' when "0100",

'0' when "0101",

'0' when "0110",

'1' when "0111",

'0' when "1000",

'1' when "1001",

'1' when "1010",

'0' when "1011",

'0' when "1100",

'0' when "1101",

'0' when "1110",

'1' when "1111",

'-' when others;

with xyzw select

e <= '0' when "0000",

'1' when "0001",

'0' when "0010",

'1' when "0011",

'1' when "0100",

'1' when "0101",

'0' when "0110",

'1' when "0111",

'0' when "1000",

'1' when "1001",

'0' when "1010",

'0' when "1011",

'0' when "1100",

'0' when "1101",

'0' when "1110",

'0' when "1111",

'-' when others;

with xyzw select

f <= '0' when "0000",

'1' when "0001",

'1' when "0010",

'1' when "0011",

'0' when "0100",

'0' when "0101",

'0' when "0110",

'1' when "0111",

'0' when "1000",

'0' when "1001",

'0' when "1010",

'0' when "1011",

'0' when "1100",

'1' when "1101",

'0' when "1110",

'0' when "1111",

'-' when others;

with xyzw select

g <= '1' when "0000",

'1' when "0001",

'0' when "0010",

'0' when "0011",

'0' when "0100",

'0' when "0101",

'0' when "0110",

'1' when "0111",

'0' when "1000",

'0' when "1001",

'0' when "1010",

'0' when "1011",

'1' when "1100",

'0' when "1101",

'0' when "1110",

'0' when "1111",

'-' when others;

end logica;

The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the 'Compilation Report - exp2' for a project named 'exp2'. The report indicates a successful compilation on Monday, September 21, 2020, at 10:33. The report includes a table of contents and a detailed summary of the compilation results.

Table of Contents:

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Flow Messages
 - Flow Suppressed Messages

Flow Summary:

Flow Status	Successful - Mon Sep 21 20:10:33
Quartus Prime Version	15.1.0 Build 185 10/21/2015 SJ Lite
Revision Name	exp2
Top-level Entity Name	exp2
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Preliminary
Total logic elements	7
Total combinational functions	7
Dedicated logic registers	0
Total registers	0
Total pins	11
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Messages:

Type	ID	Message
Information	286030	Timing-Driven Synthesis is running
Information	16010	Generating hard_block partition "hard_block:auto_generated_inst"
Information	21057	Implemented 18 device resources after synthesis - the final resource count might be different
Information		quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings

The interface also shows the Project Navigator on the left, the Tasks window at the bottom, and the Windows taskbar at the very bottom.

ModelSim ALTERA STARTER EDITION 10.4b

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout Default

Search:

sim - Default

Instance Design un

- exp2_vhd_tst exp2_vhd
- l1 exp2_logic
- init exp2_vhd
- always exp2_vhd
- standard standard
- textio textio
- std_logic_1164 std_logic_1164

Objects

Name

- b 0
- c 0
- d 0
- e 0
- f 0
- g 0
- w 0
- x 1
- y 0
- z 0

Processes (Active)

Name Type (filter)

Wave - Default

Entradas

- x 1
- y 0
- z 0
- w 0

Salidas

- a 0
- b 0
- c 0
- d 0
- e 0
- f 0
- g 0

Now 80 ns

Cursor 1 0.00 ns

0 ns 20 ns 40 ns 60 ns 80 ns

0.00 ns

Transcript

```
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 80 ns
V$IM 2>
```

Escribe aquí para buscar

08:58 p. m. 21/09/2020