

Logic Analyzer

Setup...

Load...

Save...

Min Time

0 s

Max Time

12.064 s

Grid

1 s

Zoom

In

Out

All

Min/Max

Auto

Undo

Update Screen

Stop

Clear

Transition

Prev

Next

Jump to

Code

Trace

☐ Signal Info

☐ Amplitude

☐ Show Cycles

☐ Cursor

1

...0004) >> 2

0

1

...0008) >> 3

0

0 s

0 s

10 s

Disassembly

Logic Analyzer

main.c

startup.s

```

184   for(a=0; a<2;
185   while((GPIO
186   //Se registr
187   ciclos=aleat
188   //Confirmaci
189   GPIO_PORTF_D
190   for(i = 0; i
191   GPIO_PORTF_D
192   for(i = 0; i
193   while((GPIO
194   //Se registr
195   inversion=al
196   //Se finis

```

Port F Hardware

Port F Registers

DATA: 0x11

PUR: 0x11

LOCK: 0x00

DIR: 0x0E

PDR: 0x00

CR: 0x1F

DEN: 0x1F

RCGCGPIO: 0x00000022

Clock enabled

esione SW1

oria

esione SW1

partir de la funcion

> 2 & 0x4) >> 2

> 3 & 0x8) >> 3

Name	Location/Value	Type
main	0x00000626	int f()
+ alta	0x50 'D'	auto...