


Clck	Set	Reset	Set'	Reset'	Q
1	0	0	1	1	est. anterior
1	0	1	1	0	0
1	1	0	0	1	1
1	1	1	0	0	- inválidos

* Clck = 0 → no change

→ Nesse caso, ambos as saídas dos portos NAND retornam 1, o que é considerado um erro lógico.

/ /


Set / Reset



$D_0 \rightarrow \text{Nand}$

e_1	e_2	And	Nand
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

↑
unidade de memória



* quando clock for 0, impute que um novo dado seja gerado de