## Relatório 03 - Laboratório de Arquitetura de Computadores

Luiz Junio Veloso Dos Santos - Matricula: 624037

28 de fevereiro de 2019

Binvert ALU de 4 bits

S S2 S1 S0

A3 A2 A1 A0

ALU

ALU

ALU

ALU

Binvert

ALU

ALU

ALU

Binvert

B

Figura 1: ALU de 4 bits

Figura 2: ALU de 1 bit




Figura 3: Multiplexador 4x1




Figura 4: Multiplexador 2x1




Figura 5: Full adder






Figura 6: Half adder








Figura 8: Parte 2 - or(a,b)




Figura 9: Parte 2 - soma(a,b)





Figura 10: Parte 2 - not(a)






Figura 11: Parte 2 - and(b,a)