

# DESIGN SPEC DOCUMENT

ECE-593: Fundamentals of Pre-Silicon Validation  
Maseeh College of Engineering and Computer Science  
Winter, 2026



**Project Name:** Design, Implementation and Verification of a MIPS-Lite 5-Stage In-Order CPU.

**Members:**

Mathumitha Rajan - 985876262

Srinivasan Venkatavardhan - 986982335

**Date:** 27<sup>th</sup> Jan 2026

<b>Project Name</b>	Design, Implementation and Verification of a MIPS-Lite 5-Stage In-Order CPU.
<b>Location</b>	PSU, ECE 593
<b>Start Date</b>	Jan 15, 2026
<b>Estimated Finish Date</b>	March 14, 2026
<b>Completed Date</b>	

<b>Prepared by:</b> FinalProject_Group 5	
<b>Prepared for:</b> Prof. Venkatesh Patil	
<b>Team Member Name</b>	<b>Email</b>
Mathumitha Rajan	mrajan@pdx.edu
Srinivasan Venkatavardhan	srinilnu@ pdx.edu

<b>Design Features:</b>
• In-order, single-issue MIPS-Lite processor
• Classic 5-stage pipeline: IF, ID, EX, MEM, WB
• Fixed 32-bit instruction format
• Supports arithmetic, logical, immediate, load/store, and branch instructions
• Register file with two read ports and one write port
• ALU supporting basic arithmetic and logical operations
• Pipeline registers between all stages
• Data hazard handling using forwarding and pipeline stalling
• Control hazard handling by resolving branches in EX stage
• No out-of-order execution or speculative execution
• Single clock domain design




<b>Project Description:</b>
This project involves the design, implementation, and functional verification of a simplified MIPS-like in-order processor using SystemVerilog. The processor follows a classic 5-stage pipelined architecture consisting of Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). The primary goal of the design is to understand pipelined processor microarchitecture, including Datapath design, pipeline control, and hazard handling. Verification will be performed using directed tests and randomized instruction sequences to ensure correct architectural behavior.

<b>Important Signals/Flags</b>
<ul style="list-style-type: none"><li>• <code>clk</code> – System clock</li><li>• <code>reset</code> – Global synchronous reset</li><li>• <code>pc</code> – Program counter</li><li>• <code>instr</code> – Instruction fetched from instruction memory</li><li>• <code>reg_rs1_data</code> – Source register 1 data</li><li>• <code>reg_rs2_data</code> – Source register 2 data</li><li>• <code>alu_result</code> – Output of ALU</li><li>• <code>mem_read</code> – Data memory read enable</li><li>• <code>mem_write</code> – Data memory write enable</li><li>• <code>reg_write</code> – Register file write enable</li><li>• <code>branch_taken</code> – Indicates taken branch</li><li>• <code>stall</code> – Pipeline stall signal</li><li>• <code>flush</code> – Pipeline flush signal</li></ul>



<b>Design Signals</b>
<ul style="list-style-type: none"><li>• Control signals for ALU operation selection</li><li>• Register destination selection signals</li><li>• Memory read and write control signals</li><li>• Write-back control signals</li><li>• Forwarding control signals</li><li>• Pipeline stall and flush control signals</li></ul>

## Block Diagram



## References/Citations

- Patterson, D. A., & Hennessy, J. L., Computer Organization and Design: The Hardware/Software Interface
- MIPS32 Architecture Overview
- Course lecture slides (ECE 593 – Pre-Silicon Validation)