Symbol **Parameter**

PLL input clock⁽¹⁾ f_{PLL IN}

PLL input clock duty cycle

- % MHz μs ps

Unit

MHz

 $16^{(2)}$ PLL multiplier output clock 48 f_{PLL} OUT $200^{(2)}$ PLI lock time t_{LOCK} $300^{(2)}$ Jitter_{PLL} Cycle-to-cycle iitter

Table 42. PLL characteristics

Min

1(2)

 $40^{(2)}$

Value

Max

 $24^{(2)}$

 $60^{(2)}$

Тур

8.0

- Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the range defined by f_{PLL OUT}
- Guaranteed by design, not tested in production.