

-	-	11	T
6	5	HW	5

- 1. The problematic struction is when both Read Singuts are zero then you attempt to change both to a 1 atisque same time to how the valve but this causes an occinating Loop
- 3. Moves Law: Theory that number of transistors, will double ever 2 years Start: 1876 End: Soun probably (In an Intergrated Circuit)

 Dennero Scaling: As transistors get smallers their power density stops constat, so that the power stops proportional to area
- 4. It stopped mainly due to supply voltage limits, As transista got smaller, density got too much and on-thip resources needed to stay dark
- 6. D-flipflops laver mode et D-latenes which can never have an oscillatory condition. D-flipflops also only change state at the vissing clock edge which is helpful in making Datapaths and eliminating noise
- 7. 214 x 8, there are 32,768 nibbles of storage: 214 x 8
- Decoder: 14 inputs for the address with 1 output to select a row

 MUXS: 214 inputs one for each row, one output, 14 bit selector input

 (ther would be 8 muxs