
root
Root
board
SimpleBoard
system_port
cache_hierarchy
MESITwoLevelCacheHierarchyWithNetworkIo
ruby_system
RubySystem
sys_port_proxy
RubyPortProxy
in_ports
network
Crossbar
out_port
in_port
memory
ChannelAddressRange
mem_ctrl
MemCtrl
port
processor
SimpleProcessor
cores3
SimpleCore
cores2
SimpleCore
cores1
SimpleCore
cores0
SimpleCore
core
RiscvTimingSimpleCPU
mmu
RiscvMMU
dtb
RiscvTLB
walker
RiscvPagetableWalker
icache_port
dcache_port
port
l0_controllers
L2Cache
l1_controllers0
L2Cache
l1_controllers1
L2Cache
l1_controllers2
L2Cache
l1_controllers3
L2Cache
directory_controllers
Directory
memory_out_port
sequencer
RubySequencer
mandatory_queue
in_port
out_port
requestFromL1Cache
responseFromL1Cache
unblockFromL1Cache
requestToL1Cache
responseToL1Cache
forwardToL1Cache
requestToDir
responseToDir
requestFromDir
responseFromDir
requestToMemory
responseFromMemory