root
: Root
board
: SimpleBoard
system_port
cache_hierarchy
: MESITwoLevelCacheHierarchyWithNetworks
ruby_system
: RubySystem
sys_port_proxy
: RubyPortProxy
in_ports
network
: Crossbar
out_port
in_port
l2_controllers
: L2Cache
responseToL2Cache
: MessageBuffer
in_port
L1RequestToL2Cache
: MessageBuffer
in_port
unblockToL2Cache
: MessageBuffer
in_port
responseFromL2Cache
: MessageBuffer
out_port
L1RequestFromL2Cache
: MessageBuffer
out_port
DirRequestFromL2Cache
: MessageBuffer
out_port
directory_controllers
: Directory
responseToDir
: MessageBuffer
in_port
requestToDir
: MessageBuffer
in_port
responseFromDir
: MessageBuffer
out_port
memory_out_port
l1_controllers7
l1_controllers6
l1_controllers5
l1_controllers4
l1_controllers3
l1_controllers2
l1_controllers1
l1_controllers0
: L1Cache
requestToL1Cache
: MessageBuffer
in_port
responseToL1Cache
: MessageBuffer
in_port
requestFromL1Cache
: MessageBuffer
out_port
unblockFromL1Cache
: MessageBuffer
out_port
responseFromL1Cache
: MessageBuffer
out_port
sequencer
: RubySequencer
in_ports
memory
: ChanneledMemory
mem_ctrl
: MemCtrl
port
processor
: SimpleProcessor
cores7
cores6
cores5
cores4
cores3
cores2
cores1
cores0
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port