root
: Root

board
: SimpleBoard

processor
: SimpleProcessor

cores00

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores01

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores02

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores03

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores04

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores05

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores06

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores07

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores08

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores09

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores10

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores11

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores12

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores13

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores14

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

cores15

: SimpleCore

core

: RiscvTimingSimpleCPU

mmu

: RiscvMMU

itb
: RiscvTLB

walker
: RiscvPagetableWalker

dtb
: RiscvTLB

walker
: RiscvPagetableWalker

memory
: ChanneledMemory

mem_ctrl
: MemCtrl

cache_hierarchy
: PrivateL1PrivateL2SharedL3CacheHierarchy

membus
: SystemXBar

badaddr_responder
: BadAddr

l3_bus
: L2XBar

clusters00
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters01
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters02
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters03
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters04
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters05
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters06
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters07
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters08
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters09
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters10
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters11
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters12
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters13
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters14
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

clusters15
: SubSystem

l1i_cache
: L1ICache

l1d_cache
: L1ICache

l2_cache
: L2Cache

l2_bus
: L2XBar

iptw_cache
: MMUCache

dptw_cache
: MMUCache

l3_cache
: L3Cache

system_port

cpu_side_ports

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

icache_port

cpu_side

dcache_port

cpu_side

port

cpu_side

port

cpu_side

port

mem_side_ports

mem_side

default

pio

cpu_side_ports

mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side mem_side

mem_side_ports

mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side mem_side mem_side

cpu_side

mem_side_ports cpu_side_ports

mem_side mem_side

cpu_side