

root
: Root
board
: SimpleBoard
memory
: ChanneledMemory
mem_ctrl
: MemCtrl
port
system_port
cache_hierarchy
: PrivateL1PrivateL2SharedL3CacheHierarchy
membus
: SystemXBar
default
cpu_side_ports
mem_side_ports
badaddr_responder
: BadAddr
pio
l3_cache
: L3Cache
mem_side
cpu_side
l3_bus
: L2XBar
mem_side_ports
cpu_side_ports
clusters5
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters4
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters6
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters3
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters2
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters7
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters1
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
clusters0
: SubSystem
l2_cache
: L2Cache
mem_side
cpu_side
l2_bus
: L2XBar
mem_side_ports
cpu_side_ports
l1d_cache
: L1DCache
mem_side
cpu_side
l1i_cache
: L1ICache
mem_side
cpu_side
dptw_cache
: MMUCache
mem_side
cpu_side
iptw_cache
: MMUCache
mem_side
cpu_side
processor
: SimpleProcessor
cores7
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores6
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores5
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores4
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores3
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores2
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores1
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port
cores0
: SimpleCore
core
: RiscvTimingSimpleCPU
mmu
: RiscvMMU
dtb
: RiscvTLB
walker
: RiscvPagetableWalker
port
itb
: RiscvTLB
walker
: RiscvPagetableWalker
port
dcache_port
icache_port