









SA-BT 25/5/50 ($B_1 = 13$ s)SA-BT 50/5/50 ($B_1 = 19$ s)SA-AT 50/5/50 ($B_1 = 30$ s)MA-AT 25/5/50 ($B_1 = 16$ s)MA-AT 50/5/50 ($B_1 = 23$ s)MA-AT 50/5/200 ($B_1 = 75$ s)MA-AT 150/10/500 ($B_1 = 560$ s)MA-AT 150/5/500 ($B_1 = 560$ s)

● ALNS, 1 core

— CP-LNS, 8 cores at B_1 -.- CP-SAT full model, 8 cores at B_1 -.-.- RL policy, 8 cores at B_1 □ ALNS, 8 cores at B_1 - - - Parallel CP-LNS, 8 cores at B_1 ... Greedy restarts, 8 cores at B_1