

AMD Accelerated Parallel Processing OpenCL[™] Programming Guide

June 2013

© 2013 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD Accelerated Parallel Processing, the AMD Accelerated Parallel Processing logo, ATI, the ATI logo, Radeon, FireStream, FirePro, Catalyst, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Microsoft, Visual Studio, Windows, and Windows Vista are registered trademarks of Microsoft Corporation in the U.S. and/or other jurisdictions. Other names are for informational purposes only and may be trademarks of their respective owners. OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.



One AMD Place
P.O. Box 3453
Sunnyvale, CA 94088-3453
www.amd.com

For AMD Accelerated Parallel Processing:

URL: developer.amd.com/appsdk

Developing: developer.amd.com/

Forum: developer.amd.com/openclforum

Preface

About This Document

This document provides a basic description of the AMD Accelerated Parallel Processing environment and components. It describes the basic architecture of stream processors and provides useful performance tips. This document also provides a guide for programmers who want to use AMD Accelerated Parallel Processing to accelerate their applications.

Audience

This document is intended for programmers. It assumes prior experience in writing code for CPUs and a basic understanding of threads (work-items). While a basic understanding of GPU architectures is useful, this document does not assume prior graphics knowledge. It further assumes an understanding of chapters 1, 2, and 3 of the *OpenCL Specification* (for the latest version, see http://www.khronos.org/registry/cl/).

Organization

This AMD Accelerated Parallel Processing document begins, in Chapter 1, with an overview of: the AMD Accelerated Parallel Processing programming models, OpenCL, the AMD Compute Abstraction Layer (CAL), the AMD APP Kernel Analyzer, and the AMD APP Profiler. Chapter 2 discusses the compiling and running of OpenCL programs. Chapter 3 describes using GNU debugger (GDB) to debug OpenCL programs. Chapter 4 is a discussion of general performance and optimization considerations when programming for AMD Accelerated Parallel Processing devices. Chapter 5 details performance and optimization considerations specifically for Southern Island devices. Chapter 6 details performance and optimization devices for Evergreen and Northern Islands devices. Appendix A describes the supported optional OpenCL extensions. Appendix B details the installable client driver (ICD) for OpenCL. Appendix C details the compute kernel and contrasts it with a pixel shader. Appendix D lists the device parameters. Appendix E describes the OpenCL binary image format (BIF). Appendix F describes the OpenVideo Decode API. Appendix G describes the interoperability between OpenCL and OpenGL. The last section of this book is a glossary of acronyms and terms, as well as an index.

Preface iii

Conventions

The following conventions are used in this document.

mono-spaced font	A filename, file path, or code.
*	Any number of alphanumeric characters in the name of a code format, parameter, or instruction.
[1,2)	A range that includes the left-most value (in this case, 1) but excludes the right-most value (in this case, 2).
[1,2]	A range that includes both the left-most and right-most values (in this case, 1 and 2).
{x y}	One of the multiple options listed. In this case, x or y.
0.0f 0.0	A single-precision (32-bit) floating-point value. A double-precision (64-bit) floating-point value.
1011b	A binary value, in this example a 4-bit value.
7:4	A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first.
italicized word or phrase	The first use of a term or concept basic to the understanding of stream computing.

Related Documents

- The OpenCL Specification, Version 1.1, Published by Khronos OpenCL Working Group, Aaftab Munshi (ed.), 2010.
- AMD, R600 Technology, R600 Instruction Set Architecture, Sunnyvale, CA, est. pub. date 2007. This document includes the RV670 GPU instruction details.
- ISO/IEC 9899:TC2 International Standard Programming Languages C
- Kernighan Brian W., and Ritchie, Dennis M., The C Programming Language, Prentice-Hall, Inc., Upper Saddle River, NJ, 1978.
- I. Buck, T. Foley, D. Horn, J. Sugerman, K. Fatahalian, M. Houston, and P. Hanrahan, "Brook for GPUs: stream computing on graphics hardware," ACM Trans. Graph., vol. 23, no. 3, pp. 777–786, 2004.
- AMD Compute Abstraction Layer (CAL) Intermediate Language (IL) Reference Manual. Published by AMD.
- Buck, Ian; Foley, Tim; Horn, Daniel; Sugerman, Jeremy; Hanrahan, Pat; Houston, Mike; Fatahalian, Kayvon. "BrookGPU" http://graphics.stanford.edu/projects/brookgpu/
- Buck, Ian. "Brook Spec v0.2". October 31, 2003. http://merrimac.stanford.edu/brook/brookspec-05-20-03.pdf
- OpenGL Programming Guide, at http://www.glprogramming.com/red/
- Microsoft DirectX Reference Website, at http://msdn.microsoft.com/enus/directx
- GPGPU: http://www.gpgpu.org, and Stanford BrookGPU discussion forum http://www.gpgpu.org/forums/

Contact Information

URL: developer.amd.com/appsdk

Developing: developer.amd.com/

Forum: developer.amd.com/openclforum

REVISION HISTORY

Rev	Description
1.3 e	Deleted encryption reference.
1.3f	Added basic guidelines to CL-GL Interop appendix. Corrected code in two samples in Chpt. 4.
1.3g	Numerous changes to CL-GL Interop appendix. Added subsections to Additional Performance Guidance on CPU Programmers Using OpenCL to Program CPUs and Using Special CPU Instructions in the Optimizing Kernel Code subsection.
2.0	Added ELF Header section in Appendix E.
2.1	New Profiler and KernelAnalyzer sections in chapter 4. New AMD gDEBugger section in chapter 3. Added extensions to Appendix A. Numerous updates throughout for Southern Islands, especially in Chapters 1 and 5. Split original chapter 4 into three chapters. Now, chapter 4 is general consid-
	erations for Evergreen, Northern Islands, and Southern Islands; chapter 5 is specifically for Southern Islands devices; chapter 6 is for Evergreen and Northern Islands devices. Update of Device Parameters in Appendix D.
2.1a	Reinstated some supplemental compiler options in Section 2.1.4. Changes/additions to Table 4.3
2.1b	Minor change in Section 1.8.3, indicating that LDS model has not changed from previous GPU families.
2.4	Addition of channel mapping information (chpt 5). Minor corrections throughout. Deletion of duplicate material from chpt 6. Inclusion of upgraded index. Minor rewording and corrections. Corrections in wording. Corrections to figure 1.8 for SI. Addition of AMD extensions. Memory object properties table delineated for VM enabled/disabled. Added table for comparison of CPU/GPU in AMD Trinity APU.
2.4a	Minor, non-technical corrections.
2.5	Numerous individual corrections throughout. Update of performance values to those matching the Radeon® HD 7XXX series. Changes to Table 4.2, Figure 5.1, Table 6.8. Addition of enums on page E-3. Addition of description of order of OCL context creation in Appendix G.

Preface

Contents

Preface

Contents

Chapter	Ob	pence Architecture and AMD Accelerated Parallel Processing	
	1.1	Software Overview	
		1.1.1 Synchronization	1-1
	1.2	Hardware Overview for Southern Islands Devices	1-2
	1.3	Hardware Overview for Evergreen and Northern Islands Devices	1-4
	1.4	The AMD Accelerated Parallel Processing Implementation of OpenCL	1-6
		1.4.1 Work-Item Processing	1-9
		1.4.2 Flow Control	1-10
		1.4.3 Work-Item Creation	1-11
	1.5	Memory Architecture and Access	1-1
		1.5.1 Memory Access	1-13
		1.5.2 Global Buffer	1-13
		1.5.3 Image Read/Write	1-13
		1.5.4 Memory Load/Store	1-14
	1.6	Communication Between Host and GPU in a Compute Device	1-14
		1.6.1 PCI Express Bus	1-14
		1.6.2 Processing API Calls: The Command Processor	1-14
		1.6.3 DMA Transfers	1-15
		1.6.4 Masking Visible Devices	1-15
	1.7	GPU Compute Device Scheduling	1-15
	1.8	Terminology	1-17
		1.8.1 Compute Kernel	1-17
		1.8.2 Wavefronts and Work-groups	1-18
		1.8.3 Local Data Store (LDS)	1-18
	1.9	Programming Model	1-18
	1.10	Example Programs	1-20
		1.10.1 First Example: Simple Buffer Write	1-20
		1.10.2 Example: Parallel Min() Function	1-23
Chapter 2	Bu	uilding and Running OpenCL Programs	
	2.1	Compiling the Program	2-2
		2.1.1 Compiling on Windows	2-2

		2.1.2 Compiling on Linux	2-3
		2.1.3 Supported Standard OpenCL Compiler Options	2-4
		2.1.4 AMD-Developed Supplemental Compiler Options	2-4
	2.2	Running the Program	2-5
		2.2.1 Running Code on Windows	2-6
		2.2.2 Running Code on Linux	2-7
	2.3	Calling Conventions	2-7
Chapter 3	De	ebugging OpenCL	
	3.1	AMD gDEBugger	3-1
	3.2	Debugging CPU Kernels with GDB	3-2
		3.2.1 Setting the Environment	3-2
		3.2.2 Setting the Breakpoint in an OpenCL Kernel	3-2
		3.2.3 Sample GDB Session	3-3
		3.2.4 Notes	3-4
Chapter 4	O	penCL Performance and Optimization	
	4.1	AMD APP Profiler	
		4.1.1 Collecting OpenCL Application Trace	
		4.1.2 Collecting OpenCL GPU Kernel Performance Counters	
		4.1.3 OpenCL Kernel Occupancy Modeler	4-6
	4.2	AMD APP KernelAnalyzer	4-8
	4.3	Analyzing Processor Kernels	4-9
		4.3.1 Intermediate Language and GPU Disassembly	4-9
		4.3.2 Generating IL and ISA Code	4-10
	4.4	Estimating Performance	4-10
		4.4.1 Measuring Execution Time	4-10
		4.4.2 Using the OpenCL timer with Other System Timers	4-11
		4.4.3 Estimating Memory Bandwidth	4-12
	4.5	OpenCL Memory Objects	4-13
		4.5.1 Types of Memory Used by the Runtime	4-14
		4.5.2 Placement	4-16
		4.5.3 Memory Allocation	4-17
		4.5.4 Mapping	4-18
		4.5.5 Reading, Writing, and Copying	4-20
		4.5.6 Command Queue	4-21
	4.6	OpenCL Data Transfer Optimization	4-21
		4.6.1 Definitions	4-21
		4.6.2 Buffers	4-22
	4.7	Using Multiple OpenCL Devices	4-29
		4.7.1 CPU and GPU Devices	4-29
		4.7.2 When to Use Multiple Devices	4-31
		4.7.3 Partitioning Work for Multiple Devices	4-32

		4.7.4	Synchronization Caveats	4-34
		4.7.5	GPU and CPU Kernels	4-35
		4.7.6	Contexts and Devices	4-36
Chapter 5	O	penCL	Performance and Optimization for GCN Devices	
	5.1	Global	Memory Optimization	5-1
		5.1.1	Channel Conflicts	5-3
		5.1.2	Coalesced Writes	5-9
		5.1.3	Hardware Variations	5-10
	5.2	Local	Memory (LDS) Optimization	5-10
	5.3	Consta	ant Memory Optimization	5-13
	5.4	OpenC	CL Memory Resources: Capacity and Performance	5-15
	5.5	Using	LDS or L1 Cache	5-1 <i>6</i>
	5.6	NDRar	nge and Execution Range Optimization	5-17
		5.6.1	Hiding ALU and Memory Latency	5-17
		5.6.2	Resource Limits on Active Wavefronts	5-18
		5.6.3	Partitioning the Work	5-21
		5.6.4	Summary of NDRange Optimizations	5- 2 3
	5.7	Instruc	ction Selection Optimizations	5-24
		5.7.1	Instruction Bandwidths	5-24
		5.7.2	AMD Media Instructions	5-25
		5.7.3	Math Libraries	5-25
		5.7.4	Compiler Optimizations	5-26
	5.8	Additio	onal Performance Guidance	5-26
		5.8.1	Loop Unroll pragma	
		5.8.2	Memory Tiling	
		5.8.3	General Tips	
		5.8.4	Guidance for CUDA Programmers Using OpenCL	5-30
		5.8.5	Guidance for CPU Programmers Using OpenCL to Program GPUs	
		5.8.6	Optimizing Kernel Code	
		5.8.7	Optimizing Kernels for Southern Island GPUs	5-32
	5.9	Specif	ic Guidelines for Southern Islands GPUs	5-33
Chapter 6		penCL evices	Performance and Optimization for Evergreen and Northern Isl	ands
	6.1	Global	Memory Optimization	6-
		6.1.1	Two Memory Paths	
		6.1.2	Channel Conflicts	6-6
		6.1.3	Float4 Or Float1	6-11
		6.1.4	Coalesced Writes	6-12
		6.1.5	Alignment	6-14
		6.1.6	Summary of Copy Performance	6-16
		6.1.7	Hardware Variations	6-16

	6.2	Local N	lemory (LDS) Optimization	6-16
	6.3	Consta	nt Memory Optimization	6-19
	6.4	OpenCL Memory Resources: Capacity and Performance		
	6.5		DS or L1 Cache	
	6.6	NDRand	ge and Execution Range Optimization	6-23
		6.6.1	Hiding ALU and Memory Latency	
		6.6.2	Resource Limits on Active Wavefronts	6-24
		6.6.3	Partitioning the Work	6-28
		6.6.4	Optimizing for Cedar	6-32
		6.6.5	Summary of NDRange Optimizations	6-32
	6.7	Using N	Multiple OpenCL Devices	6-33
		6.7.1	CPU and GPU Devices	6-33
		6.7.2	When to Use Multiple Devices	6-35
		6.7.3	Partitioning Work for Multiple Devices	6-35
		6.7.4	Synchronization Caveats	6-37
		6.7.5	GPU and CPU Kernels	6-39
		6.7.6	Contexts and Devices	6-40
	6.8	Instruct	tion Selection Optimizations	6-41
		6.8.1	Instruction Bandwidths	
		6.8.2	AMD Media Instructions	6-42
		6.8.3	Math Libraries	6-42
		6.8.4	VLIW and SSE Packing	6-43
		6.8.5	Compiler Optimizations	6-45
	6.9	Clause	Boundaries	6-46
	6.10	Additio	nal Performance Guidance	6-48
		6.10.1	Loop Unroll pragma	6-48
		6.10.2	Memory Tiling	6-48
		6.10.3	General Tips	6-49
		6.10.4	Guidance for CUDA Programmers Using OpenCL	6-51
		6.10.5	Guidance for CPU Programmers Using OpenCL to Program GPUs	6-52
		6.10.6	Optimizing Kernel Code	6-53
		6.10.7	Optimizing Kernels for Evergreen and 69XX-Series GPUs	6-53
Chapter 7	Op	enCL S	Static C++ Programming Language	
	7.1	Overvie	W	7 -1
		7.1.1	Supported Features	7 -1
		7.1.2	Unsupported Features	7-2
		7.1.3	Relations with ISO/IEC C++	7-2
	7.2	Additio	ns and Changes to Section 5 - The OpenCL C Runtime	7-2
		7.2.1	Additions and Changes to Section 5.7.1 - Creating Kernel Objects	7-2
		7.2.2	Passing Classes between Host and Device	7-3
	7.3	Additio	ns and Changes to Section 6 - The OpenCL C Programming Language	7-3
		7.3.1	Building C++ Kernels	7-3

		7.3.2 Classes and Derived Classes	7-3
		7.3.3 Namespaces	7-4
		7.3.4 Overloading	7-4
		7.3.5 Templates	7-5
		7.3.6 Exceptions	7-6
		7.3.7 Libraries	7-6
		7.3.8 Dynamic Operation	7-6
	7.4	Examples	7-6
		7.4.1 Passing a Class from the Host to the Device and Back	7-6
		7.4.2 Kernel Overloading	7-7
		7.4.3 Kernel Template	7-8
Appendix A	Ор	enCL Optional Extensions	
	A .1	Extension Name Convention	A-´
	A.2	Querying Extensions for a Platform	A-´
	A .3	Querying Extensions for a Device	A-2
	A .4	Using Extensions in Kernel Programs	A-2
	A .5	Getting Extension Function Pointers	A-3
	A.6	List of Supported Extensions that are Khronos-Approved	A-3
	A .7	cl_ext Extensions	A-4
	A.8	AMD Vendor-Specific Extensions	A-4
		A.8.1 cl_amd_fp64	A-4
		A.8.2 cl_amd_vec3	A-4
		A.8.3 cl_amd_device_persistent_memory	A-4
		A.8.4 cl_amd_device_attribute_query	A-5
		A.8.5 cl_amd_compile_options	A-6
		A.8.6 cl_amd_offline_devices	A-6
		A.8.7 cl_amd_event_callback	A-6
		A.8.8 cl_amd_popent	A-7
		A.8.9 cl_amd_media_ops	A-7
		A.8.10 cl_amd_media_ops2	A-9
		A.8.11 cl_amd_printf	A-12
		A.8.12 cl_amd_predefined_macros	A-13
		A.8.13 cl_amd_bus_addressable_memory	A-14
	A.9	Supported Functions for cl_amd_fp64 / cl_khr_fp64	A-15
	A .10	Extension Support by Device	A-1!
Appendix B	3 The	e OpenCL Installable Client Driver (ICD)	
	B.1	Overview	B-
	R 2	Heing ICD	D 1

Appendix C Co	ompute Kernel	
C.1	Differences from a Pixel Shader	
C.2	Indexing	
C.3	Performance Comparison	
C.4	Pixel Shader	
C.5	Compute Kernel	
C.6	LDS Matrix Transpose	
C.7	Results Comparison	C-4
Appendix D De	evice Parameters	
Appendix E Op	oenCL Binary Image Format (BIF) v2.0	
E.1	Overview	
	E.1.1 Executable and Linkable Format (ELF) Header	
	E.1.2 Bitness	
E.2	BIF Options	E-3
Appendix F Op	oen Decode API Tutorial	
F.1	Overview	F-1
F.2	Initializing	F-2
F.3	Creating the Context	F-2
F.4	Creating the Session	F-3
F.5	Decoding	F-3
F.6	Destroying Session and Context	F-4
Appendix G Op	penCL-OpenGL Interoperability	
G.1	Under Windows	G-1
	G.1.1 Single GPU Environment	G-2
	G.1.2 Multi-GPU Environment	G-4
	G.1.3 Limitations	G-7
G.2	Linux Operating System	G-7
	G.2.1 Single GPU Environment	G-7
	G.2.2 Multi-GPU Configuration	G-10
G.3	Additional GL Formats Supported	G-13

Index

Figures

1.1	Generalized AMD GPU Compute Device Structure for Southern Islands Devices	1-2
1.2	AMD Radeon™ HD 79XX Device Partial Block Diagram	1-3
1.3	Generalized AMD GPU Compute Device Structure	1-4
1.4	Simplified Block Diagram of and Evergreen-Family GPU	1-5
1.5	AMD Accelerated Parallel Processing Software Ecosystem	1-6
1.6	Simplified Mapping of OpenCL onto AMD Accelerated Parallel Processing for	
	Evergreen and Northern Island Devices	1-8
1.7	Work-Item Grouping Into Work-Groups and Wavefronts	1-9
1.8	Interrelationship of Memory Domains for Southern Islands Devices	1-12
1.9	Dataflow between Host and GPU	1-12
1.10	Simplified Execution Of Work-Items On A Single Stream Core	1-16
1.11	Stream Core Stall Due to Data Dependency	1-17
1.12	OpenCL Programming Model	1-19
2.1	OpenCL Compiler Toolchain	2-1
2.2	Runtime Processing Structure	2-6
4.1	Timeline and API Trace View in Microsoft Visual Studio 2010	4-3
4.2	Context Summary Page View in Microsoft Visual Studio 2010	4-4
4.3	Warning(s) and Error(s) Page	4-5
4.4	Sample Session View in Microsoft Visual Studio 2010	4-6
4.5	Sample Kernel Occupancy Modeler Screen	4-7
4.6	AMD APP Kernel Analyzer	4-9
5.1	Memory System	5-2
5.2	Channel Remapping/Interleaving	5-5
5.3	Transformation to Staggered Offsets	5-8
5.4	One Example of a Tiled Layout Format	5-28
5.5	Northern Islands Compute Unit Arrangement	5-36
5.6	Southern Island Compute Unit Arrangement	5-36
6.1	Memory System	6-2
6.2	FastPath (blue) vs CompletePath (red) Using float1	6-3
6.3	Transformation to Staggered Offsets	6-9
6.4	Two Kernels: One Using float4 (blue), the Other float1 (red)	6-11
6.5	Effect of Varying Degrees of Coalescing - Coal (blue), NoCoal (red), Split (green)	
6.6	Unaligned Access Using float1	6-15
6.7	Unmodified Loop	6-43
6.8	Kernel Unrolled 4X	6-44
6.9	Unrolled Loop with Stores Clustered	6-44
6.10	Unrolled Kernel Using float4 for Vectorization	6-45
6.11	One Example of a Tiled Layout Format	
A.1	Peer-to-Peer Transfers Using the cl_amd_bus_addressable_memory Extension	A-14
C.1	Pixel Shader Matrix Transpose	C-2
C.2	Compute Kernel Matrix Transpose	C-3
C.3	LDS Matrix Transpose	C-4

F.1 Open Decode with Optional Post-ProcessingF-1

Tables

4.1	Memory Bandwidth in GB/s (R = read, W = write) in GB/s	4-14
4.2	OpenCL Memory Object Properties	4-17
4.3	Transfer policy on clEnqueueMapBuffer / clEnqueueMapImage /	
	clEnqueueUnmapMemObject for Copy Memory Objects	4-19
4.4	CPU and GPU Performance Characteristics	
4.5	CPU and GPU Performance Characteristics on APU	4-30
5.1	Hardware Performance Parameters	5-15
5.2	Effect of LDS Usage on Wavefronts/CU1	5-20
5.3	Instruction Throughput (Operations/Cycle for Each Stream Processor)	5-24
5.4	Resource Limits for Northern Islands and Southern Islands	5-35
6.1	Bandwidths for 1D Copies	6-4
6.2	Bandwidths for Different Launch Dimensions	6-8
6.3	Bandwidths Including float1 and float4	6-12
6.4	Bandwidths Including Coalesced Writes	6-14
6.5	Bandwidths Including Unaligned Access	6-15
6.6	Hardware Performance Parameters	6-21
6.7	Impact of Register Type on Wavefronts/CU	6-26
6.8	Effect of LDS Usage on Wavefronts/CU	6-28
6.9	CPU and GPU Performance Characteristics	6-33
6.10	Instruction Throughput (Operations/Cycle for Each Stream Processor)	6-41
6.11	Native Speedup Factor	
A.1	Extension Support for AMD GPU Devices 1	A-15
A.2	Extension Support for Older AMD GPUs and CPUs	A-16
D.1	Parameters for 7xxx Devices	D-2
D.2	Parameters for 68xx and 69xx Devices	D-3
D.3	Parameters for 65xx, 66xx, and 67xx Devices	D-4
D.4	Parameters for 64xx Devices	D-5
D.5	Parameters for Zacate and Ontario Devices	D-6
D.6	Parameters for 56xx, 57xx, 58xx, Eyfinity6, and 59xx Devices	D-7
D.7	Parameters for Exxx, Cxx, 54xx, and 55xx Devices	D-8
E.1	ELF Header Fields	E-2
G.1	AMD-Supported GL Formats	G-14

Chapter 1 OpenCL Architecture and AMD Accelerated Parallel Processing

This chapter provides a general software and hardware overview of the AMD Accelerated Parallel Processing implementation of the OpenCL standard. It explains the memory structure and gives simple programming examples.

1.1 Software Overview

The OpenCL programming model consists of producing complicated task graphs from data-parallel execution nodes.

In a given data-parallel execution, commonly known as a kernel launch, a computation is defined in terms of a sequence of instructions that executes at each point in an N-dimensional index space. It is a common, though by not required, formulation of an algorithm that each computation index maps to an element in an input data set.

The OpenCL data-parallel programming model is hierarchical. The hierarchical subdivision can be specified in two ways:

- Explicitly the developer defines the total number of work-items to execute in parallel, as well as the division of work-items into specific work-groups.
- Implicitly the developer specifies the total number of work-items to execute in parallel, and OpenCL manages the division into work-groups.

OpenCL's API also supports the concept of a task dispatch. This is equivalent to executing a kernel on a compute device with a work-group and NDRange containing a single work-item. Parallelism is expressed using vector data types implemented by the device, enqueuing multiple tasks, and/or enqueuing native kernels developed using a programming model orthogonal to OpenCL.

1.1.1 Synchronization

The two domains of synchronization in OpenCL are work-items in a single work-group and command-queue(s) in a single context. Work-group barriers enable synchronization of work-items in a work-group. Each work-item in a work-group must first execute the barrier before executing any instruction beyond this barrier. Either all of, or none of, the work-items in a work-group must encounter the barrier. A barrier or mem_fence operation does not have global scope, but is relevant only to the local workgroup on which they operate.

There are two types of synchronization between commands in a commandqueue:

- command-queue barrier enforces ordering within a single queue. Any resulting changes to memory are available to the following commands in the queue.
- events enforces ordering between, or within, queues. Enqueued commands in OpenCL return an event identifying the command as well as the memory object updated by it. This ensures that following commands waiting on that event see the updated memory objects before they execute.

1.2 Hardware Overview for Southern Islands Devices

A general OpenCL device comprises compute units (CUs), each of which has sub-modules that ultimately have ALUs. A work-item (or SPMD kernel instance) executes on an ALU, as shown in Figure 1.1).




Figure 1.1 Generalized AMD GPU Compute Device Structure for Southern Islands Devices

For AMD Radeon™ HD 79XX devices, each of the 32 CUs has one Scalar Unit and four Vector Units, each of which contain an array of 16 PEs. Each PE consists of one ALU. Figure 1.2 shows only two compute units of the array that comprises the compute device of the AMD Radeon™ HD 7XXX family. The four Vector Units use SIMD execution of a scalar instruction. This makes it possible to run four separate instructions at once, but they are dynamically scheduled (as opposed to those for the AMD Radeon™ HD 69XX devices, which are statically scheduled).




Figure 1.2 AMD Radeon™ HD 79XX Device Partial Block Diagram

In Figure 1.2, there are two command processors, which can process two command queues concurrently. The Scalar Unit, Vector Unit, Level 1 data cache (L1), and Local Data Share (LDS) are the components of one compute unit, of which there are 32. The SC cache is the scalar unit data cache, and the Level 2 cache consists of instructions and data.

As noted, the AMD Radeon™ HD 79XX devices also have a scalar unit, and the instruction stream contains both scalar and vector instructions. On each cycle, it selects a scalar instruction and a vector instruction (as well as a memory operation and a branch operation, if available); it issues one to the scalar unit, the other to the vector unit; this takes four cycles to issue over the four vector cores (the same four cycles over which the 16 units execute 64 work-items).

The number of compute units in an AMD GPU, and the way they are structured, varies with the device family, as well as device designations within a family. Each of these vector units possesses ALUs (processing elements). For devices in the Northern Islands (AMD Radeon™ HD 69XX) and Southern Islands (AMD Radeon™ HD 7XXX) families, these ALUs are arranged in four (in the Evergreen family, there are five) SIMD arrays consisting of 16 processing elements each. (See Section 1.3, "Hardware Overview for Evergreen and Northern Islands

Devices.") Each of these arrays executes a single instruction across each lane for each of a block of 16 work-items. That instruction is repeated over four cycles to make the 64-element vector called a *wavefront*. On devices in the Southern Island family, the four stream cores execute code from four different wavefronts.

1.3 Hardware Overview for Evergreen and Northern Islands Devices

A general OpenCL device comprises compute units, each of which can have multiple processing elements. A work-item (or SPMD kernel instance) executes on a single processing element. The processing elements within a compute unit can execute in lock-step using SIMD execution. Compute units, however, execute independently (see Figure 1.3).

AMD GPUs consists of multiple compute units. The number of them and the way they are structured varies with the device family, as well as device designations within a family. Each of these processing elements possesses ALUs. For devices in the Northern Islands and Southern Islands families, these ALUs are arranged in four (in the Evergreen family, there are five) processing elements with arrays of 16 ALUs. Each of these arrays executes a single instruction across each lane for each of a block of 16 work-items. That instruction is repeated over four cycles to make the 64-element vector called a *wavefront*. On devices in the Southern Island family, the four processing elements execute code from four different wavefronts. On Northern Islands and Evergreen family devices, the four arrays execute instructions from one wavefront, so that each work-item issues four (for Northern Islands) or five (for Evergreen) instructions at once in a very-long-instruction-word (VLIW) packet.

Figure 1.3 shows a simplified block diagram of a generalized AMD GPU compute device.




Figure 1.3 Generalized AMD GPU Compute Device Structure

Figure 1.4 is a simplified diagram of an AMD GPU compute device. Different GPU compute devices have different characteristics (such as the number of compute units), but follow a similar design pattern.




Figure 1.4 Simplified Block Diagram of and Evergreen-Family GPU¹

GPU compute devices comprise groups of compute units. Each compute unit contains numerous processing elements, which are responsible for executing kernels, each operating on an independent data stream. Processing elements, in turn, contain numerous processing elements, which are the fundamental,

^{1.} Much of this is transparent to the programmer.

programmable ALUs that perform integer, single-precision floating-point, double-precision floating-point, and transcendental operations. All processing elements within a compute unit execute the same instruction sequence in lock-step for Evergreen and Northern Islands devices; different compute units can execute different instructions.

A processing element is arranged as a five-way or four-way (depending on the GPU type) very long instruction word (VLIW) processor (see bottom of Figure 1.4). Up to five scalar operations (or four, depending on the GPU type) can be co-issued in a VLIW instruction, each of which are executed on one of the corresponding five ALUs. ALUs can execute single-precision floating point or integer operations. One of the five ALUs also can perform transcendental operations (sine, cosine, logarithm, etc.). Double-precision floating point operations are processed (where supported) by connecting two or four of the ALUs (excluding the transcendental core) to perform a single double-precision operation. The processing element also contains one branch execution unit to handle branch instructions.

Different GPU compute devices have different numbers of processing elements. For example, the ATI Radeon™ HD 5870 GPU has 20 compute units, each with 16 processing elements, and each processing elements contains five ALUs; this yields 1600 physical ALUs.

1.4 The AMD Accelerated Parallel Processing Implementation of OpenCL

AMD Accelerated Parallel Processing harnesses the tremendous processing power of GPUs for high-performance, data-parallel computing in a wide range of applications. The AMD Accelerated Parallel Processing system includes a software stack and the AMD GPUs. Figure 1.5 illustrates the relationship of the AMD Accelerated Parallel Processing components.




Figure 1.5 AMD Accelerated Parallel Processing Software Ecosystem

The AMD Accelerated Parallel Processing software stack provides end-users and developers with a complete, flexible suite of tools to leverage the processing

power in AMD GPUs. AMD Accelerated Parallel Processing software embraces open-systems, open-platform standards. The AMD Accelerated Parallel Processing open platform strategy enables AMD technology partners to develop and provide third-party development tools.

The software includes the following components:

- OpenCL compiler and runtime
- Debugging and Performance Profiling Tools AMD CodeXL.
- Performance Libraries AMD Accelerated Parallel Processing Math Library (APPML) for optimized NDRange-specific algorithms.

The latest generations of AMD GPUs use unified shader architectures capable of running different kernel types interleaved on the same hardware. Programmable GPU compute devices execute various user-developed programs, known to graphics programmers as *shaders* and to compute programmers as *kernels*. These GPU compute devices can execute non-graphics functions using a data-parallel programming model that maps executions onto compute units. In this programming model, known as AMD Accelerated Parallel Processing, arrays of input data elements stored in memory are accessed by a number of compute units.

Each instance of a kernel running on a compute unit is called a work-item. A specified rectangular region of the output buffer to which work-items are mapped is known as the n-dimensional index space, called an *NDRange*.

The GPU schedules the range of work-items onto a group of processing elements, until all work-items have been processed. Subsequent kernels then can be executed, until the application completes. A simplified view of the AMD Accelerated Parallel Processing programming model and the mapping of work-items to processing elements is shown in Figure 1.6.




Figure 1.6 Simplified Mapping of OpenCL onto AMD Accelerated Parallel Processing for Evergreen and Northern Island Devices

OpenCL maps the total number of work-items to be launched onto an n-dimensional grid (ND-Range). The developer can specify how to divide these items into work-groups. AMD GPUs execute on wavefronts (groups of work-items executed in lock-step in a compute unit); there are an integer number of wavefronts in each work-group. Thus, as shown in Figure 1.7, hardware that schedules work-items for execution in the AMD Accelerated Parallel Processing environment includes the intermediate step of specifying wavefronts within a work-group. This permits achieving maximum performance from AMD GPUs. For a more detailed discussion of wavefronts, see Section 1.8.2, "Wavefronts and Work-groups," page 1-18.




Figure 1.7 Work-Item Grouping Into Work-Groups and Wavefronts

1.4.1 Work-Item Processing

All processing elements within a compute unit execute the same instruction for each cycle. A work item can issue one instruction per clock cycle. The block of work-items that are executed together is called a *wavefront*. To hide latencies due to memory accesses and processing element operations, up to four work-items from the same wavefront are pipelined on the same stream core. For example, on the AMD Radeon™ HD 7970 GPU compute device, the 16 processing elements execute the same instructions for four cycles, which effectively appears as a 64-wide compute unit in execution width.

The size of wavefronts can differ on different GPU compute devices. For example, some of the low-end and older GPUs, such as the AMD Radeon™ HD 54XX series graphics cards, have a wavefront size of 32 work-items. Higher-end and newer AMD GPUs have a wavefront size of 64 work-items.

Compute units operate independently of each other, so it is possible for different compute units to execute different instructions.

1.4.2 Flow Control

Before discussing flow control, it is necessary to clarify the relationship of a wavefront to a work-group. If a user defines a work-group, it consists of one or more wavefronts. A wavefront is a hardware thread with its own program counter; it is capable of following control flow independently of other wavefronts. A wavefronts consists of 64 or fewer work-items. The mapping is based on a linear work-item order. On a device with a wavefront size of 64, work-items 0-63 map to wavefront 0, work items 64-127 map to wavefront 1, etc. For optimum hardware usage, an integer multiple of 64 work-items is recommended.

Flow control, such as branching, is achieved by combining all necessary paths as a wavefront. If work-items within a wavefront diverge, all paths are executed serially. For example, if a work-item contains a branch with two paths, the wavefront first executes one path, then the second path. The total time to execute the branch is the sum of each path time. An important point is that even if only one work-item in a wavefront diverges, the rest of the work-items in the wavefront execute the branch. The number of work-items that must be executed during a branch is called the *branch granularity*. On AMD hardware, the branch granularity is the same as the wavefront granularity.

Masking of wavefronts is effected by constructs such as:

```
if(x)
{
    . //items within these braces = A
    .
}
else
{
    . //items within these braces = B
    .
}
```

The wavefront mask is set true for lanes (elements/items) in which \mathbf{x} is true, then execute A. The mask then is inverted, and B is executed.

Example 1: If two branches, A and B, take the same amount of time *t* to execute over a wavefront, the total time of execution, if any work-item diverges, is *2t*.

Loops execute in a similar fashion, where the wavefront occupies a compute unit as long as there is at least one work-item in the wavefront still being processed. Thus, the total execution time for the wavefront is determined by the work-item with the longest execution time.

Example 2: If *t* is the time it takes to execute a single iteration of a loop; and within a wavefront all work-items execute the loop one time, except for a single work-item that executes the loop 100 times, the time it takes to execute that entire wavefront is *100t*.

1.4.3 Work-Item Creation

For each work-group, the GPU compute device spawns the required number of wavefronts on a single compute unit. If there are non-active work-items within a wavefront, the stream cores that would have been mapped to those work-items are idle. An example is a work-group that is a non-multiple of a wavefront size (for example: if the work-group size is 32, the wavefront is half empty and unused).

1.5 Memory Architecture and Access

OpenCL has four memory domains: private, local, global, and constant; the AMD Accelerated Parallel Processing system also recognizes host (CPU) and PCI Express® (PCIe®) memory.

- private memory specific to a work-item; it is not visible to other work-items.
- local memory specific to a work-group; accessible only by work-items belonging to that work-group.
- global memory accessible to all work-items executing in a context, as well as to the host (read, write, and map commands).
- constant memory read-only region for host-allocated and -initialized objects that are not changed during kernel execution.
- host (CPU) memory host-accessible region for an application's data structures and program data.
- PCIe memory part of host (CPU) memory accessible from, and modifiable by, the host program and the GPU compute device. Modifying this memory requires synchronization between the GPU compute device and the CPU.

Figure 1.8 illustrates the interrelationship of the memories. (Note that the referenced color buffer is a write-only output buffer in a pixel shader that has a predetermined location based on the pixel location.)




Figure 1.8 Interrelationship of Memory Domains for Southern Islands
Devices

Figure 1.9 illustrates the standard dataflow between host (CPU) and GPU.




Figure 1.9 Dataflow between Host and GPU

There are two ways to copy data from the host to the GPU compute device memory:

- Implicitly by using clEnqueueMapBuffer and clEnqueueUnMapMemObject.
- Explicitly through clEnqueueReadBuffer and clEnqueueWriteBuffer (clEnqueueReadImage, clEnqueueWriteImage.).

When using these interfaces, it is important to consider the amount of copying involved. There is a two-copy processes: between host and PCle, and between PCle and GPU compute device. This is why there is a large performance difference between the system GFLOPS and the kernel GFLOPS.

With proper memory transfer management and the use of system pinned memory (host/CPU memory remapped to the PCIe memory space), copying between host (CPU) memory and PCIe memory can be skipped.

Double copying lowers the overall system memory bandwidth. In GPU compute device programming, pipelining and other techniques help reduce these bottlenecks. See Chapter 4, Chapter 5, and Chapter 6 for more specifics about optimization techniques.

1.5.1 Memory Access

Using local memory (known as local data store, or LDS, as shown in Figure 1.8) typically is an order of magnitude faster than accessing host memory through global memory (VRAM), which is one order of magnitude faster again than PCIe. However, stream cores do not directly access memory; instead, they issue memory requests through dedicated hardware units. When a work-item tries to access memory, the work-item is transferred to the appropriate fetch unit. The work-item then is deactivated until the access unit finishes accessing memory. Meanwhile, other work-items can be active within the compute unit, contributing to better performance. The data fetch units handle three basic types of memory operations: loads, stores, and streaming stores. GPU compute devices can store writes to random memory locations using global buffers.

1.5.2 Global Buffer

The global buffer lets applications read from, and write to, arbitrary locations in memory. When using a global buffer, memory-read and memory-write operations from the stream kernel are done using regular GPU compute device instructions with the global buffer used as the source or destination for the instruction. The programming interface is similar to load/store operations used with CPU programs, where the relative address in the read/write buffer is specified.

1.5.3 Image Read/Write

Image reads are done by addressing the desired location in the input memory using the fetch unit. The fetch units can process either 1D or 2 D addresses. These addresses can be *normalized* or *un-normalized*. Normalized coordinates are between 0.0 and 1.0 (inclusive). For the fetch units to handle 2D addresses and normalized coordinates, pre-allocated memory segments must be bound to the fetch unit so that the correct memory address can be computed. For a single kernel invocation, up to 128 images can be bound at once for reading, and eight for writing. The maximum number of addresses is 8192x8192 for Evergreen and Northern Islands-based devices, 16384x16384 for SI-based products.

Image reads are cached through the texture system (corresponding to the L2 and L1 caches).

1.5.4 Memory Load/Store

When using a global buffer, each work-item can write to an arbitrary location within the global buffer. Global buffers use a linear memory layout. If consecutive addresses are written, the compute unit issues a burst write for more efficient memory access. Only read-only buffers, such as constants, are cached.

1.6 Communication Between Host and GPU in a Compute Device

The following subsections discuss the communication between the host (CPU) and the GPU in a compute device. This includes an overview of the PCIe bus, processing API calls, and DMA transfers.

1.6.1 PCI Express Bus

Communication and data transfers between the system and the GPU compute device occur on the PCIe channel. AMD Accelerated Parallel Processing graphics cards use PCIe 2.0 x16 (second generation, 16 lanes). Generation 1 x16 has a theoretical maximum throughput of 4 GBps in each direction. Generation 2 x16 doubles the throughput to 8 GBps in each direction. Southern Islands AMD GPUs support PCIe 3.0 with a theoretical peak performance of 16 GBps. Actual transfer performance is CPU and chipset dependent.

Transfers from the system to the GPU compute device are done either by the *command processor* or by the *DMA engine*. The GPU compute device also can read and write system memory directly from the compute unit through kernel instructions over the PCIe bus.

1.6.2 Processing API Calls: The Command Processor

The host application does not interact with the GPU compute device directly. A driver layer translates and issues commands to the hardware on behalf of the application.

Most commands to the GPU compute device are buffered in a command queue on the host side. The command queue is sent to the GPU compute device, and the commands are processed by it. There is no guarantee as to when commands from the command queue are executed, only that they are executed in order. Unless the GPU compute device is busy, commands are executed immediately.

Command queue elements include:

- Kernel execution calls
- Kernels
- Constants
- Transfers between device and host

1.6.3 DMA Transfers

Direct Memory Access (DMA) memory transfers can be executed separately from the command queue using the DMA engine on the GPU compute device. DMA calls are executed immediately; and the order of DMA calls and command queue flushes is guaranteed.

DMA transfers can occur asynchronously. This means that a DMA transfer is executed concurrently with other system or GPU compute operations when there are no dependencies. However, data is not guaranteed to be ready until the DMA engine signals that the event or transfer is completed. The application can query the hardware for DMA event completion. If used carefully, DMA transfers are another source of parallelization.

Southern Island devices have two SDMA engines that can perform bidirectional transfers over the PCIe bus with multiple queues created in consecutive order, since each SDMA engine is assigned to an odd or an even queue correspondingly.

1.6.4 Masking Visible Devices

By default, OpenCL applications are exposed to all GPUs installed in the system; this allows applications to use multiple GPUs to run the compute task.

In some cases, the user might want to mask the visibility of the GPUs seen by the OpenCL application. One example is to dedicate one GPU for regular graphics operations and the other three (in a four-GPU system) for Compute. To do that, set the <code>GPU_DEVICE_ORDINAL</code> environment parameter, which is a commaseparated list variable:

- Under Windows: set GPU_DEVICE_ORDINAL=1,2,3
- Under Linux: export GPU_DEVICE_ORDINAL=1,2,3

Another example is a system with eight GPUs, where two distinct OpenCL applications are running at the same time. The administrator might want to set GPU_DEVICE_ORDINAL to 0,1,2,3 for the first application, and 4,5,6,7 for the second application; thus, partitioning the available GPUs so that both applications can run at the same time.

1.7 GPU Compute Device Scheduling

GPU compute devices are very efficient at parallelizing large numbers of workitems in a manner transparent to the application. Each GPU compute device uses the large number of wavefronts to hide memory access latencies by having the resource scheduler switch the active wavefront in a given compute unit whenever the current wavefront is waiting for a memory access to complete. Hiding memory access latencies requires that each work-item contain a large number of ALU operations per memory load/store. Figure 1.10 shows the timing of a simplified execution of work-items in a single stream core. At time 0, the work-items are queued and waiting for execution. In this example, only four work-items (T0...T3) are scheduled for the compute unit. The hardware limit for the number of active work-items is dependent on the resource usage (such as the number of active registers used) of the program being executed. An optimally programmed GPU compute device typically has thousands of active work-items.




Figure 1.10 Simplified Execution Of Work-Items On A Single Stream Core

At runtime, work-item T0 executes until cycle 20; at this time, a stall occurs due to a memory fetch request. The scheduler then begins execution of the next work-item, T1. Work-item T1 executes until it stalls or completes. New work-items execute, and the process continues until the available number of active work-items is reached. The scheduler then returns to the first work-item, T0.

If the data work-item T0 is waiting for has returned from memory, T0 continues execution. In the example in Figure 1.10, the data is ready, so T0 continues. Since there were enough work-items and processing element operations to cover the long memory latencies, the stream core does not idle. This method of memory latency hiding helps the GPU compute device achieve maximum performance.

If none of T0 - T3 are runnable, the stream core waits (stalls) until one of T0 - T3 is ready to execute. In the example shown in Figure 1.11, T0 is the first to continue execution.




Figure 1.11 Stream Core Stall Due to Data Dependency

The causes for this situation are discussed in the following sections.

1.8 Terminology

1.8.1 Compute Kernel

To define a *compute kernel*, it is first necessary to define a kernel. A *kernel* is a small unit of execution that performs a clearly defined function and that can be executed in parallel. Such a kernel can be executed on each element of an input stream (called an NDRange), or simply at each point in an arbitrary index space. A kernel is analogous and, on some devices identical, to what graphics programmers call a shader program. This kernel is not to be confused with an OS kernel, which controls hardware. The most basic form of an NDRange is simply mapped over input data and produces one output item for each input tuple. Subsequent extensions of the basic model provide random-access functionality, variable output counts, and reduction/accumulation operations. Kernels are specified using the kernel keyword.

A compute kernel is a specific type of kernel that is not part of the traditional graphics pipeline. The compute kernel type can be used for graphics, but its strength lies in using it for non-graphics fields such as physics, AI, modeling, HPC, and various other computationally intensive applications.

1.8 Terminology 1-17

1.8.1.1 Work-Item Spawn Order

In a compute kernel, the work-item spawn order is sequential. This means that on a chip with N work-items per wavefront, the first N work-items go to wavefront 1, the second N work-items go to wavefront 2, etc. Thus, the work-item IDs for wavefront K are in the range $(K \cdot N)$ to $((K+1) \cdot N) - 1$.

1.8.2 Wavefronts and Work-groups

Wavefronts and work-groups are two concepts relating to compute kernels that provide data-parallel granularity. A wavefront executes a number of work-items in lock step relative to each other. Sixteen work-items are execute in parallel across the vector unit, and the whole wavefront is covered over four clock cycles. It is the lowest level that flow control can affect. This means that if two work-items inside of a wavefront go divergent paths of flow control, all work-items in the wavefront go to both paths of flow control.

Grouping is a higher-level granularity of data parallelism that is enforced in software, not hardware. Synchronization points in a kernel guarantee that all work-items in a work-group reach that point (barrier) in the code before the next statement is executed.

Work-groups are composed of wavefronts. Best performance is attained when the group size is an integer multiple of the wavefront size.

1.8.3 Local Data Store (LDS)

The LDS is a high-speed, low-latency memory private to each compute unit. It is a full gather/scatter model: a work-group can write anywhere in its allocated space. This model is unchanged for the AMD Radeon™ HD 7XXX series. The constraints of the current LDS model are:

- 1. The LDS size is allocated per work-group. Each work-group specifies how much of the LDS it requires. The hardware scheduler uses this information to determine which work groups can share a compute unit.
- 2. Data can only be shared within work-items in a work-group.
- 3. Memory accesses outside of the work-group result in undefined behavior.

1.9 Programming Model

The OpenCL programming model is based on the notion of a host device, supported by an application API, and a number of devices connected through a bus. These are programmed using OpenCL C. The host API is divided into platform and runtime layers. OpenCL C is a C-like language with extensions for parallel programming such as memory fence operations and barriers. Figure 1.12 illustrates this model with queues of commands, reading/writing data, and executing kernels for specific devices.




Figure 1.12 OpenCL Programming Model

The devices are capable of running data- and task-parallel work. A kernel can be executed as a function of multi-dimensional domains of indices. Each element is called a *work-item*; the total number of indices is defined as the *global work-size*. The global work-size can be divided into sub-domains, called work-groups, and individual work-items within a group can communicate through global or locally shared memory. Work-items are synchronized through barrier or fence operations. Figure 1.12 is a representation of the host/device architecture with a single platform, consisting of a GPU and a CPU.

An OpenCL application is built by first querying the runtime to determine which platforms are present. There can be any number of different OpenCL implementations installed on a single system. The desired OpenCL platform can be selected by matching the platform vendor string to the desired vendor name, such as "Advanced Micro Devices, Inc." The next step is to create a context. As shown in Figure 1.12, an OpenCL context has associated with it a number of compute devices (for example, CPU or GPU devices),. Within a context, OpenCL guarantees a relaxed consistency between these devices. This means that memory objects, such as buffers or images, are allocated per context; but changes made by one device are only guaranteed to be visible by another device at well-defined synchronization points. For this, OpenCL provides events, with the ability to synchronize on a given event to enforce the correct order of execution.

Many operations are performed with respect to a given context; there also are many operations that are specific to a device. For example, program compilation and kernel execution are done on a per-device basis. Performing work with a device, such as executing kernels or moving data to and from the device's local memory, is done using a corresponding command queue. A command queue is associated with a single device and a given context; all work for a specific device is done through this interface. Note that while a single command queue can be associated with only a single device, there is no limit to the number of command queues that can point to the same device. For example, it is possible to have

one command queue for executing kernels and a command queue for managing data transfers between the host and the device.

Most OpenCL programs follow the same pattern. Given a specific platform, select a device or devices to create a context, allocate memory, create device-specific command queues, and perform data transfers and computations. Generally, the platform is the gateway to accessing specific devices, given these devices and a corresponding context, the application is independent of the platform. Given a context, the application can:

- Create one or more command queues.
- Create programs to run on one or more associated devices.
- Create kernels within those programs.
- Allocate memory buffers or images, either on the host or on the device(s).
 (Memory can be copied between the host and device.)
- Write data to the device.
- Submit the kernel (with appropriate arguments) to the command queue for execution.
- Read data back to the host from the device.

The relationship between context(s), device(s), buffer(s), program(s), kernel(s), and command queue(s) is best seen by looking at sample code.

1.10 Example Programs

The following subsections provide simple programming examples with explanatory comments.

1.10.1 First Example: Simple Buffer Write

This sample shows a minimalist OpenCL C program that sets a given buffer to some value. It illustrates the basic programming steps with a minimum amount of code. This sample contains no error checks and the code is not generalized. Yet, many simple test programs might look very similar. The entire code for this sample is provided at the end of this section.

- The host program must select a platform, which is an abstraction for a given OpenCL implementation. Implementations by multiple vendors can coexist on a host, and the sample uses the first one available.
- 2. A device id for a GPU device is requested. A CPU device could be requested by using CL_DEVICE_TYPE_CPU instead. The device can be a physical device, such as a given GPU, or an abstracted device, such as the collection of all CPU cores on the host.
- On the selected device, an OpenCL context is created. A context ties
 together a device, memory buffers related to that device, OpenCL programs,
 and command queues. Note that buffers related to a device can reside on

- either the host or the device. Many OpenCL programs have only a single context, program, and command queue.
- 4. Before an OpenCL kernel can be launched, its program source is compiled, and a handle to the kernel is created.
- 5. A memory buffer is allocated in the context.
- 6. The kernel is launched. While it is necessary to specify the global work size, OpenCL determines a good local work size for this device. Since the kernel was launch asynchronously, clFinish() is used to wait for completion.
- 7. The data is mapped to the host for examination. Calling clEnqueueMapBuffer ensures the visibility of the buffer on the host, which in this case probably includes a physical transfer. Alternatively, we could use clEnqueueWriteBuffer(), which requires a pre-allocated host-side buffer.

Example Code 1 -

```
// Copyright (c) 2010 Advanced Micro Devices, Inc. All rights reserved.
// A minimalist OpenCL program.
#include <CL/cl.h>
#include <stdio.h>
#define NWITEMS 512
// A simple memset kernel
const char *source =
  _kernel void memset( __global uint *dst )
                                                                              n"
                                                                              n"
    dst[get_global_id(0)] = get_global_id(0);
                                                                              \n"
                                                                              n";
int main(int argc, char ** argv)
   // 1. Get a platform.
  cl_platform_id platform;
   clGetPlatformIDs( 1, &platform, NULL );
    // 2. Find a gpu device.
   cl_device_id device;
   clGetDeviceIDs( platform, CL_DEVICE_TYPE_GPU,
                             &device,
                             NULL);
```

```
// 3. Create a context and command queue on that device.
cl_context context = clCreateContext( NULL,
                                       1.
                                       &device,
                                       NULL, NULL, NULL);
cl_command_queue queue = clCreateCommandQueue( context,
                                                device.
                                                0, NULL);
// 4. Perform runtime source compilation, and obtain kernel entry point.
cl_program program = clCreateProgramWithSource( context,
                                                 1,
                                                 &source,
                                                 NULL, NULL);
clBuildProgram( program, 1, &device, NULL, NULL, NULL );
cl_kernel kernel = clCreateKernel( program, "memset", NULL );
// 5. Create a data buffer.
cl_mem buffer = clCreateBuffer( context,
                                CL_MEM_WRITE_ONLY,
                                NWITEMS * sizeof(cl_uint),
                                NULL, NULL );
// 6. Launch the kernel. Let OpenCL pick the local work size.
size_t global_work_size = NWITEMS;
clSetKernelArg(kernel, 0, sizeof(buffer), (void*) &buffer);
clEnqueueNDRangeKernel(queue,
                        kernel,
                        NULL,
                        &global_work_size,
                        NULL, 0, NULL, NULL);
clFinish( queue );
// 7. Look at the results via synchronous buffer map.
cl_uint *ptr;
ptr = (cl_uint *) clEnqueueMapBuffer( queue,
                                       buffer,
                                       CL_TRUE,
                                       CL_MAP_READ,
                                       Ο,
                                       NWITEMS * sizeof(cl_uint),
                                       0, NULL, NULL, NULL);
int i;
for(i=0; i < NWITEMS; i++)</pre>
   printf("%d %d\n", i, ptr[i]);
return 0;
```

}

1.10.2 Example: Parallel Min() Function

This medium-complexity sample shows how to implement an efficient parallel min() function.

The code is written so that it performs very well on either CPU or GPU. The number of threads launched depends on how many hardware processors are available. Each thread walks the source buffer, using a device-optimal access pattern selected at runtime. A multi-stage reduction using __local and __global atomics produces the single result value.

The sample includes a number of programming techniques useful for simple tests. Only minimal error checking and resource tear-down is used.

Runtime Code -

- The source memory buffer is allocated, and initialized with a random pattern.
 Also, the actual min() value for this data set is serially computed, in order to later verify the parallel result.
- 2. The compiler is instructed to dump the intermediate IL and ISA files for further analysis.
- 3. The main section of the code, including device setup, CL data buffer creation, and code compilation, is executed for each device, in this case for CPU and GPU. Since the source memory buffer exists on the host, it is shared. All other resources are device-specific.
- 4. The global work size is computed for each device. A simple heuristic is used to ensure an optimal number of threads on each device. For the CPU, a given CL implementation can translate one work-item per CL compute unit into one thread per CPU core.
 - On the GPU, an initial multiple of the wavefront size is used, which is adjusted to ensure even divisibility of the input data over all threads. The value of 7 is a minimum value to keep all independent hardware units of the compute units busy, and to provide a minimum amount of memory latency hiding for a kernel with little ALU activity.
- 5. After the kernels are built, the code prints errors that occurred during kernel compilation and linking.
- 6. The main loop is set up so that the measured timing reflects the actual kernel performance. If a sufficiently large NLOOPS is chosen, effects from kernel launch time and delayed buffer copies to the device by the CL runtime are minimized. Note that while only a single clfinish() is executed at the end of the timing run, the two kernels are always linked using an *event* to ensure serial execution.

The bandwidth is expressed as "number of input bytes processed." For highend graphics cards, the bandwidth of this algorithm is about an order of magnitude higher than that of the CPU, due to the parallelized memory subsystem of the graphics card.

- 7. The results then are checked against the comparison value. This also establishes that the result is the same on both CPU and GPU, which can serve as the first verification test for newly written kernel code.
- 8. Note the use of the debug buffer to obtain some runtime variables. Debug buffers also can be used to create short execution traces for each thread, assuming the device has enough memory.
- 9. You can use the Timer.cpp and Timer.h files from the TransferOverlap sample, which is in the SDK samples.

Kernel Code -

- 10. The code uses four-component vectors (uint4) so the compiler can identify concurrent execution paths as often as possible. On the GPU, this can be used to further optimize memory accesses and distribution across ALUs. On the CPU, it can be used to enable SSE-like execution.
- 11. The kernel sets up a memory access pattern based on the device. For the CPU, the source buffer is chopped into continuous buffers: one per thread. Each CPU thread serially walks through its buffer portion, which results in good cache and prefetch behavior for each core.
 - On the GPU, each thread walks the source buffer using a stride of the total number of threads. As many threads are executed in parallel, the result is a maximally coalesced memory pattern requested from the memory back-end. For example, if each compute unit has 16 physical processors, 16 uint4 requests are produced in parallel, per clock, for a total of 256 bytes per clock.
- 12. The kernel code uses a reduction consisting of three stages: __global to __private, __private to _local, which is flushed to __global, and finally __global to __global. In the first loop, each thread walks __global memory, and reduces all values into a min value in __private memory (typically, a register). This is the bulk of the work, and is mainly bound by __global memory bandwidth. The subsequent reduction stages are brief in comparison.
- 13. Next, all per-thread minimum values inside the work-group are reduced to a __local value, using an atomic operation. Access to the __local value is serialized; however, the number of these operations is very small compared to the work of the previous reduction stage. The threads within a work-group are synchronized through a local barrier(). The reduced min value is stored in __global memory.
- 14. After all work-groups are finished, a second kernel reduces all work-group values into a single value in __global memory, using an atomic operation. This is a minor contributor to the overall runtime.

Example Code 3 -

```
// Copyright (c) 2010 Advanced Micro Devices, Inc. All rights reserved.
//
#include <CL/cl.h>
#include <stdio.h>
#include <stdlib.h>
#include <time.h>
#include "Timer.h"
#define NDEVS
// A parallel min() kernel that works well on CPU and GPU
const char *kernel_source =
                                                                              \n"
"#pragma OPENCL EXTENSION cl_khr_local_int32_extended_atomics : enable
                                                                              \n"
"#pragma OPENCL EXTENSION cl_khr_global_int32_extended_atomics : enable
                                                                              \n"
                                                                              \n"
 // 9. The source buffer is accessed as 4-vectors.
                                                                              n"
                                                                              \n"
"_kernel void minp( __global uint4 *src,
                                                                              \n"
                    __global uint *gmin,
                                                                              n"
                     __local uint *lmin,
                                                                              \n"
                     _global uint *dbg,
                                                                              n"
                             nitems,
                     int
                                                                             \n"
                     uint
                                    dev )
                                                                              \n"
                                                                              n"
   // 10. Set up __global memory access pattern.
                                                                              n"
                                                                              n"
   uint count = ( nitems / 4 ) / get_global_size(0);
                                                                             \n"
   uint idx = (dev == 0) ? get_global_id(0) * count
                                                                             \n"
                             : get_global_id(0);
                                                                             \n"
   uint stride = (dev == 0) ? 1 : get_global_size(0);
                                                                              \n"
   uint pmin = (uint) -1;
                                                                              \n"
                                                                              n"
   // 11. First, compute private min, for this work-item.
                                                                              \n"
                                                                              \n"
   for( int n=0; n < count; n++, idx += stride )</pre>
                                                                              \n"
                                                                              \n"
      pmin = min( pmin, src[idx].x );
                                                                              \n"
      pmin = min( pmin, src[idx].y );
                                                                              \n"
      pmin = min( pmin, src[idx].z );
                                                                              \n"
      pmin = min( pmin, src[idx].w );
                                                                              \n"
                                                                              \n"
                                                                              \n"
   // 12. Reduce min values inside work-group.
                                                                              \n"
                                                                              \n"
   if(get_local_id(0) == 0)
                                                                              \n"
      lmin[0] = (uint) -1;
                                                                              n"
                                                                              n"
   barrier( CLK_LOCAL_MEM_FENCE );
                                                                              n"
                                                                              \n"
   (void) atom_min( lmin, pmin );
                                                                              \n"
                                                                              \n"
   barrier( CLK_LOCAL_MEM_FENCE );
                                                                              \n"
                                                                              \n"
   // Write out to __global.
                                                                              n"
                                                                              \n"
   if( get_local_id(0) == 0 )
                                                                              \n"
      gmin[ get_group_id(0) ] = lmin[0];
                                                                              n"
```

n"

\n" \n"

\n"

n"

n"

n"

\n"

\n"

\n"

\n"

\n"

\n";

```
// Dump some debug information.
   if( get_global_id(0) == 0 )
      dbg[0] = get_num_groups(0);
      dbg[1] = get_global_size(0);
      dbg[2] = count;
      dbg[3] = stride;
"}
"// 13. Reduce work-group min values from \_global to \_global.
  _kernel void reduce( __global uint4 *src,
                      _global uint *gmin )
    (void) atom_min( gmin, gmin[get_global_id(0)] );
int main(int argc, char ** argv)
   cl_platform_id platform;
                   dev, nw;
   cl_device_type devs[NDEVS] = { CL_DEVICE_TYPE_CPU,
                                    CL_DEVICE_TYPE_GPU };
   cl_uint
                   *src_ptr;
   unsigned int
                   num_src_items = 4096*4096;
   // 1. quick & dirty MWC random init of source buffer.
   // Random seed (portable).
   time_t ltime;
   time(&ltime);
   src_ptr = (cl_uint *) malloc( num_src_items * sizeof(cl_uint) );
   cl_uint a = (cl_uint) ltime,
          b = (cl_uint) ltime;
   cl_uint min = (cl_uint) -1;
   // Do serial computation of min() for result verification.
   for( int i=0; i < num_src_items; i++ )</pre>
      src_ptr[i] = (cl_uint) (b = ( a * ( b & 65535 )) + ( b >> 16 ));
      min = src_ptr[i] < min ? src_ptr[i] : min;</pre>
// Get a platform.
   clGetPlatformIDs( 1, &platform, NULL );
   // 3. Iterate over devices.
   for(dev=0; dev < NDEVS; dev++)</pre>
                     device;
      cl_device_id
      cl_context
                      context;
      cl_command_queue queue;
```

```
cl_program
                program;
cl_kernel
               minp;
cl_kernel
                reduce;
                src_buf;
cl_mem
cl_mem
                dst_buf;
cl_mem
                dbg_buf;
                *dst_ptr,
cl_uint
                *dbg_ptr;
printf("\n%s: ", dev == 0 ? "CPU" : "GPU");
// Find the device.
clGetDeviceIDs( platform,
               devs[dev],
               1,
               &device,
               NULL);
// 4. Compute work sizes.
cl_uint compute_units;
size_t global_work_size;
size_t local_work_size;
size_t num_groups;
clGetDeviceInfo( device,
                CL_DEVICE_MAX_COMPUTE_UNITS,
                sizeof(cl_uint),
                &compute_units,
                NULL);
if( devs[dev] == CL_DEVICE_TYPE_CPU )
   local_work_size = 1;
}
else
   cl\_uint ws = 64;
   global_work_size = compute_units * 7 * ws; // 7 wavefronts per SIMD
   while( (num_src_items / 4) % global_work_size != 0 )
      global_work_size += ws;
   local work size = ws;
}
num_groups = global_work_size / local_work_size;
// Create a context and command queue on that device.
context = clCreateContext( NULL,
                          &device,
                          NULL, NULL, NULL);
queue = clCreateCommandQueue(context,
                            device,
                            0, NULL);
```

```
// Minimal error check.
if( queue == NULL )
    printf("Compute device setup failed\n");
    return(-1);
// Perform runtime source compilation, and obtain kernel entry point.
program = clCreateProgramWithSource( context,
                                     &kernel_source,
                                     NULL, NULL);
//Tell compiler to dump intermediate .il and .isa GPU files.
ret = clBuildProgram( program,
                      1.
                      &device,
                      "-save-temps",
                      NUL, NULL);
// 5. Print compiler error messages
if(ret != CL_SUCCESS)
   printf("clBuildProgram failed: %d\n", ret);
   char buf[0x10000];
   clGetProgramBuildInfo( program,
                          device,
                          CL PROGRAM BUILD LOG,
                          0x10000,
                          buf,
                          NULL);
   printf("\n%s\n", buf);
   return(-1);
minp = clCreateKernel( program, "minp", NULL );
reduce = clCreateKernel( program, "reduce", NULL );
// Create input, output and debug buffers.
src_buf = clCreateBuffer( context,
                          CL_MEM_READ_ONLY | CL_MEM_COPY_HOST_PTR,
                          num_src_items * sizeof(cl_uint),
                          src_ptr,
                          NULL );
dst_buf = clCreateBuffer( context,
                          CL_MEM_READ_WRITE,
                          num_groups * sizeof(cl_uint),
                          NULL, NULL);
dbq_buf = clCreateBuffer( context,
                          CL_MEM_WRITE_ONLY,
                          global_work_size * sizeof(cl_uint),
                          NULL, NULL);
clSetKernelArg(minp, 0, sizeof(void *),
                                                (void*) &src_buf);
clSetKernelArg(minp, 1, sizeof(void *),
                                                (void*) &dst_buf);
```

```
clSetKernelArg(minp, 2, 1*sizeof(cl_uint),
                                           (void*) NULL);
clSetKernelArg(minp, 3, sizeof(void *),
                                           (void*) &dbg_buf);
clSetKernelArg(minp, 4, sizeof(num_src_items), (void*) &num_src_items);
clSetKernelArg(minp, 5, sizeof(dev),
                                     (void*) &dev);
clSetKernelArg(reduce, 1, sizeof(void *),
                                            (void*) &dst_buf);
CPerfCounter t;
t.Reset();
t.Start();
// 6. Main timing loop.
#define NLOOPS 500
cl_event ev;
int nloops = NLOOPS;
while(nloops--)
  clEnqueueNDRangeKernel( queue,
                         minp,
                         1,
                         NULL,
                         &global_work_size,
                         &local_work_size,
                         0, NULL, &ev);
  clEnqueueNDRangeKernel(queue,
                         reduce,
                         1,
                         NULL,
                         &num_groups,
                         NULL, 1, &ev, NULL);
}
clFinish( queue );
t.Stop();
printf("B/W %.2f GB/sec, ", ((float) num_src_items *
                           sizeof(cl_uint) * NLOOPS) /
                          t.GetElapsedTime() / 1e9 );
// 7. Look at the results via synchronous buffer map.
dst_ptr = (cl_uint *) clEnqueueMapBuffer( queue,
                                        dst_buf,
                                       CL_TRUE,
                                       CL_MAP_READ,
                                        0,
                                        num_groups * sizeof(cl_uint),
                                        0, NULL, NULL, NULL);
dbg_ptr = (cl_uint *) clEnqueueMapBuffer( queue,
                                        dbg_buf,
                                        CL_TRUE,
                                       CL_MAP_READ,
                                        0,
                                        global_work_size *
                                        sizeof(cl_uint),
                                        O, NULL, NULL, NULL);
```

Chapter 2 Building and Running OpenCL Programs

The compiler tool-chain provides a common framework for both CPUs and GPUs, sharing the front-end and some high-level compiler transformations. The back-ends are optimized for the device type (CPU or GPU). Figure 2.1 is a high-level diagram showing the general compilation path of applications using OpenCL. Functions of an application that benefit from acceleration are re-written in OpenCL and become the OpenCL source. The code calling these functions are changed to use the OpenCL API. The rest of the application remains unchanged. The kernels are compiled by the OpenCL compiler to either CPU binaries or GPU binaries, depending on the target device.




Figure 2.1 OpenCL Compiler Toolchain

For CPU processing, the OpenCL runtime uses the LLVM AS to generate x86 binaries. The OpenCL runtime automatically determines the number of processing elements, or cores, present in the CPU and distributes the OpenCL kernel between them.

For GPU processing, the OpenCL runtime post-processes the incomplete AMD IL from the OpenCL compiler and turns it into complete AMD IL. This adds macros (from a macro database, similar to the built-in library) specific to the

GPU. The OpenCL Runtime layer then removes unneeded functions and passes the complete IL to the Shader compiler for compilation to GPU-specific binaries.

2.1 Compiling the Program

An OpenCL application consists of a host program (C/C++) and an optional kernel program (.cl). To compile an OpenCL application, the host program must be compiled; this can be done using an off-the-shelf compiler such as g++ or MSVC++. The application kernels are compiled into device-specific binaries using the OpenCL compiler.

This compiler uses a standard C front-end, as well as the low-level virtual machine (LLVM) framework, with extensions for OpenCL. The compiler starts with the OpenCL source that the user program passes through the OpenCL runtime interface (Figure 2.1). The front-end translates the OpenCL source to LLVM IR. It keeps OpenCL-specific information as metadata structures. (For example, to debug kernels, the front end creates metadata structures to hold the debug information; also, a pass is inserted to translate this into LLVM debug nodes, which includes the line numbers and source code mapping.) The front-end supports additional data-types (int4, float8, etc.), additional keywords (kernel, global, etc.) and built-in functions (get_global_id(), barrier(), etc.). Also, it performs additional syntactic and semantic checks to ensure the kernels meet the OpenCL specification. The input to the LLVM linker is the output of the front-end and the library of built-in functions. This links in the built-in OpenCL functions required by the source and transfers the data to the optimizer, which outputs optimized LLVM IR.

For GPU processing, the LLVM IR-to-AMD IL module receives LLVM IR and generates optimized IL for a specific GPU type in an incomplete format, which is passed to the OpenCL runtime, along with some metadata for the runtime layer to finish processing.

For CPU processing, LLVM AS generates x86 binary.

2.1.1 Compiling on Windows

To compile OpenCL applications on Windows requires that Visual Studio 2008 Professional Edition (or later) or the Intel C (C++) compiler are installed. All C++ files must be added to the project, which must have the following settings.

- Project Properties → C/C++ → Additional Include Directories
 These must include \$(AMDAPPSDKROOT)/include for OpenCL headers.
 Optionally, they can include \$(AMDAPPSDKSAMPLESROOT)/include for SDKUtil headers.
- Project Properties \rightarrow C/C++ \rightarrow Preprocessor Definitions These must define AMD OS WIN.

- Project Properties → Linker → Additional Library Directories
 These must include \$(AMDAPPSDKROOT)/lib/x86 for OpenCL libraries.
 Optionally, they can include \$(AMDAPPSDKSAMPLESROOT)/lib/x86 for SDKUtil libraries.
- Project Properties → Linker → Input → Additional Dependencies
 These must include OpenCL.lib. Optionally, they can include SDKUtil.lib.

2.1.2 Compiling on Linux

To compile OpenCL applications on Linux requires that the gcc or the Intel C compiler is installed. There are two major steps to do this: compiling and linking.

Compile all the C++ files (Template.cpp), and get the object files.
 For 32-bit object files on a 32-bit system, or 64-bit object files on 64-bit system:

```
g++ -o Template.o -DAMD_OS_LINUX -c Template.cpp -I$AMDAPPSDKROOT/include
```

For building 32-bit object files on a 64-bit system:

```
g++ -o Template.o -DAMD_OS_LINUX -c Template.cpp -I$AMDAPPSDKROOT/include
```

2. Link all the object files generated in the previous step to the OpenCL library and create an executable.

For linking to a 64-bit library:

```
g++ -o Template Template.o -lOpenCL -L$AMDAPPSDKROOT/lib/x86_64
```

For linking to a 32-bit library:

```
g++ -o Template Template.o -lOpenCL -L$AMDAPPSDKROOT/lib/x86
```

The OpenCL samples in the SDK provided by AMD Accelerated Parallel Processing depend on the SDKUtil library. In Linux, the samples use the shipped SDKUtil.lib, whether or not the sample is built for release or debug. When compiling all samples from the samples/opencl folder, the SDKUtil.lib is created first; then, the samples use this generated library. When compiling the SDKUtil library, the created library replaces the shipped library.

The following are linking options if the samples depend on the SDKUtil Library (assuming the SDKUtil library is created in \$AMDAPPSDKROOT/lib/x86_64 for 64-bit libraries, or \$AMDAPPSDKROOT/lib/x86 for 32-bit libraries).

```
g++ -o Template Template.o -lSDKUtil -lOpenCL -L$AMDAPPSDKROOT/lib/x86_64
g++ -o Template Template.o -lSDKUtil -lOpenCL -L$AMDAPPSDKROOT/lib/x86
```

2.1.3 Supported Standard OpenCL Compiler Options

The currently supported options are:

- I dir Add the directory dir to the list of directories to be searched for header files. When parsing #include directives, the OpenCL compiler resolves relative paths using the current working directory of the application.
- D name Predefine name as a macro, with definition = 1. For D name=definition, the contents of definition are tokenized and processed as if they appeared during the translation phase three in a #define directive.
 In particular, the definition is truncated by embedded newline characters.
 -D options are processed in the order they are given in the options argument to clBuildProgram.

2.1.4 AMD-Developed Supplemental Compiler Options

The following supported options are not part of the OpenCL specification:

- -g This is an experimental feature that lets you use the GNU project debugger, GDB, to debug kernels on x86 CPUs running Linux or cygwin/minGW under Windows. For more details, see Chapter 3, "Debugging OpenCL." This option does not affect the default optimization of the OpenCL code.
- -00 Specifies to the compiler not to optimize. This is equivalent to the OpenCL standard option -cl-opt-disable.
- -f[no-]bin-source Does [not] generate OpenCL source in the .source section. For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-llvmir Does [not] generate LLVM IR in the .llvmir section.
 For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-amdil Does [not] generate AMD IL in the .amdil section.
 For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-exe Does [not] generate the executable (ISA) in .text section. For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -save-temps[=<prefix>] This option dumps intermediate temporary files, such as IL and ISA code, for each OpenCL kernel. If <prefix> is not given, temporary files are saved in the default temporary directory (the current directory for Linux, C:\Users\<user>\AppData\Local for Windows). If <prefix> is given, those temporary files are saved with the given <prefix>. If <prefix> is an absolute path prefix, such as C:\your\work\dir\mydumpprefix, those temporaries are saved under C:\your\work\dir, with mydumpprefix as prefix to all temporary names. For example,

```
-save-temps
under the default directory
_temp_nn_xxx_yyy.il, _temp_nn_xxx_yyy.isa

-save-temps=aaa
under the default directory
aaa_nn_xxx_yyy.il, aaa_nn_xxx_yyy.isa

-save-temps=C:\you\dir\bbb
under C:\you\dir
bbb_nn_xxx_yyy.il, bbb_nn_xxx_yyy.isa
```

where xxx and yyy are the device name and kernel name for this build, respectively, and nn is an internal number to identify a build to avoid overriding temporary files. Note that this naming convention is subject to change.

To avoid source changes, there are two environment variables that can be used to change CL options during the runtime.

- AMD_OCL_BUILD_OPTIONS Overrides the CL options specified in clBuildProgram().
- AMD_OCL_BUILD_OPTIONS_APPEND Appends options to those specified in clBuildProgram().

2.2 Running the Program

The runtime system assigns the work in the command queues to the underlying devices. Commands are placed into the queue using the clEnqueue commands shown in the listing below.

OpenCL API Function	Description
clCreateCommandQueue()	Create a command queue for a specific device (CPU, GPU).
clCreateProgramWithSource() clCreateProgramWithBinary()	Create a program object using the source code of the application kernels.
clBuildProgram()	Compile and link to create a program executable from the program source or binary.
clCreateKernel()	Creates a kernel object from the program object.
clCreateBuffer()	Creates a buffer object for use via OpenCL kernels.
clSetKernelArg() clEnqueueNDRangeKernel()	Set the kernel arguments, and enqueue the kernel in a command queue.
clEnqueueReadBuffer(), clEnqueueWriteBuffer()	Enqueue a command in a command queue to read from a buffer object to host memory, or write to the buffer object from host memory.
clEnqueueWaitForEvents()	Wait for the specified events to complete.

The commands can be broadly classified into three categories.

- Kernel commands (for example, clEnqueueNDRangeKernel(), etc.),
- Memory commands (for example, clEnqueueReadBuffer(), etc.), and
- Event commands (for example, clEnqueueWaitForEvents(), etc.

As illustrated in Figure 2.2, the application can create multiple command queues (some in libraries, for different components of the application, etc.). These queues are muxed into one queue per device type. The figure shows command queues 1 and 3 merged into one CPU device queue (blue arrows); command queue 2 (and possibly others) are merged into the GPU device queue (red arrow). The device queue then schedules work onto the multiple compute resources present in the device. Here, K = kernel commands, M = memory commands, and E = event commands.

2.2.1 Running Code on Windows

The following steps ensure the execution of OpenCL applications on Windows.

- 1. The path to OpenCL.lib (\$AMDAPPSDKROOT/lib/x86) must be included in path environment variable.
- 2. Generally, the path to the kernel file (Template_Kernel.cl) specified in the host program is relative to the executable. Unless an absolute path is specified, the kernel file must be in the same directory as the executable.




Figure 2.2 Runtime Processing Structure

2.2.2 Running Code on Linux

The following steps ensure the execution of OpenCL applications on Linux.

- 1. The path to libOpenCL.so (\$AMDAPPSDKROOT/lib/x86) must be included in \$LD_LIBRARY_PATH.
- 2. /usr/lib/OpenCL/vendors/ must have libatiocl32.so and/or libatiocl64.so.
- 3. Generally, the path to the kernel file (Template_Kernel.cl) specified in the host program is relative to the executable. Unless an absolute path is specified, the kernel file must be in the same directory as the executable.

2.3 Calling Conventions

For all Windows platforms, the __stdcall calling convention is used. Function names are undecorated.

For Linux, the calling convention is __cdecl.

Chapter 3 Debugging OpenCL

This chapter discusses how to debug OpenCL programs running on AMD Accelerated Parallel Processing GPU and CPU compute devices. The first, preferred, method is to debug with the AMD gDEBugger, as described in Section 3.1, "AMD gDEBugger." The second method, described in Section 3.2, "Debugging CPU Kernels with GDB," is to use experimental features provided by AMD Accelerated Parallel Processing (GNU project debugger, GDB) to debug kernels on x86 CPUs running Linux or cygwin/minGW under Windows.

3.1 AMD gDEBugger

gDEBugger 6.2 is available as an extension to Microsoft[®] Visual Studio[®], a stand-alone version for Windows and a stand alone version for Linux. gDEBugger offers real-time OpenCL kernel debugging and memory analysis on GPU devices, allowing developers to access the kernel execution directly from the API call that issues it, debug inside the kernel, and view all variable values across the different work-groups and work-items. For Microsoft[®] Visual Studio[®], it also provides OpenGL debugging and memory analysis. For information on downloading and installing gDEBugger, see:

http://developer.amd.com/tools/gDEBugger/Pages/default.aspx

After installing gDEBugger for Visual Studio, launch Visual Studio, and open the solution to be worked on. In the Visual Studio menu bar, note the new *gDEBugger* menu, which contains all the required controls.

Select a Visual C/C++ project, and set its debugging properties as normal. To add a breakpoint, either select *New gDEBugger Breakpoint* from the *gDEBugger* menu, or navigate to a kernel file used in the application and set a breakpoint on the desired source line. Then, select the *Launch OpenCL/OpenGL Debugging* from the *gDEBugger* menu to start debugging.

gDEBugger currently supports only API-level debugging and OpenCL kernel debugging; stepping through C/C++ code is not yet possible. However, the C/C++ call stack can be seen in the Visual Studio call stack view, which shows what led to the API function call.

To start kernel debugging, you can choose one of several options; one of these is to Step Into (F11) the appropriate clenqueueNDRangeKernel function call. Once the kernel starts executing, debug it like C/C++ code, stepping into, out of, or over function calls in the kernel, setting source breakpoints, and inspecting the locals, autos, watch, and call stack views.

To view OpenCL and OpenGL objects and their information, use the gDEBugger Explorer and gDEBugger Properties view. Additional views and features provide more detailed and advanced information on the OpenCL and OpenGL runtimes, their states, and the objects created within them.

For further information and more detailed usage instructions, see the *gDEBugger User Guide*:

http://developer.amd.com/tools/gDEBugger/webhelp/index.html

or the online help provided with gDEBugger.

3.2 Debugging CPU Kernels with GDB

This section describes an experimental feature for using the GNU project debugger, GDB, to debug kernels on x86 CPUs running Linux or cygwin/minGW under Windows.

3.2.1 Setting the Environment

The OpenCL program to be debugged first is compiled by passing the "-g -O0" (or "-g -cl-opt-disable") option to the compiler through the options string to clBuildProgram. For example, using the C++ API:

```
err = program.build(devices, "-q -00");
```

To avoid source changes, set the environment variable as follows:

```
AMD_OCL_BUILD_OPTIONS_APPEND="-g -00" or AMD_OCL_BUILD_OPTIONS="-g -00"
```

Below is a sample debugging session of a program with a simple hello world kernel. The following GDB session shows how to debug this kernel. Ensure that the program is configured to be executed on the CPU. It is important to set CPU_MAX_COMPUTE_UNITS=1. This ensures that the program is executed deterministically.

3.2.2 Setting the Breakpoint in an OpenCL Kernel

To set a breakpoint, use:

```
b [N | function | kernel_name]
```

where N is the line number in the source code, *function* is the function name, and *kernel_name* is constructed as follows: if the name of the kernel is bitonicSort, the *kernel name* is OpenCL bitonicSort kernel.

Note that if no breakpoint is set, the program does not stop until execution is complete.

Also note that OpenCL kernel symbols are not visible in the debugger until the kernel is loaded. A simple way to check for known OpenCL symbols is to set a

3-2

breakpoint in the host code at clEnqueueNDRangeKernel, and to use the GDB info functions OpenCL command, as shown in the example below.

3.2.3 Sample GDB Session

The following is a sample debugging session. Note that two separate breakpoints are set. The first is set in the host code, at <code>clEnqueueNDRangeKernel()</code>. The second breakpoint is set at the actual CL kernel function.

```
$ export AMD OCL BUILD OPTIONS APPEND="-q -00"
$ export CPU_MAX_COMPUTE_UNITS=1
$ qdb BitonicSort
GNU gdb (GDB) 7.1-ubuntu
Copyright (C) 2010 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later
<http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law. Type "show copying"
and "show warranty" for details.
This GDB was configured as "x86_64-linux-gnu".
For bug reporting instructions, please see:
<a href="http://www.gnu.org/software/gdb/bugs/>...">http://www.gnu.org/software/gdb/bugs/>...</a>
Reading symbols from /home/himanshu/Desktop/ati-stream-sdk-v2.3-
lnx64/samples/opencl/bin/x86_64/BitonicSort...done.
(gdb) b clEnqueueNDRangeKernel
Breakpoint 1 at 0x403228
(gdb) r --device cpu
Starting program: /home/himanshu/Desktop/ati-stream-sdk-v2.3-
lnx64/samples/opencl/bin/x86_64/BitonicSort --device cpu
[Thread debugging using libthread_db enabled]
Unsorted Input
53 5 199 15 120 9 71 107 71 242 84 150 134 180 26 128 196 9 98 4 102 65
206 35 224 2 52 172 160 94 2 214 99 .....
Platform Vendor : Advanced Micro Devices, Inc.
Device 0 : AMD Athlon(tm) II X4 630 Processor
[New Thread 0x7fffff7e6b700 (LWP 1894)]
[New Thread 0x7ffff2fcc700 (LWP 1895)]
Executing kernel for 1 iterations
Breakpoint 1, 0x00007fffff77b9b20 in clEnqueueNDRangeKernel () from
/home/himanshu/Desktop/ati-stream-sdk-v2.3-lnx64/lib/x86_64/libOpenCL.so
(gdb) info functions __OpenCL
All functions matching regular expression "__OpenCL":
File OCLm2oVFr.cl:
void __OpenCL_bitonicSort_kernel(uint *, const uint, const uint, const
uint, const uint);
Non-debugging symbols:
0x00007fffff23c2dc0 __OpenCL_bitonicSort_kernel@plt
0x00007ffff23c2f40
                    __OpenCL_bitonicSort_stub
(qdb) b OpenCL bitonicSort kernel
Breakpoint 2 at 0x7fffff23c2de9: file OCLm2oVFr.cl, line 32.
(adb) c
Continuing.
[Switching to Thread 0x7ffff2fcc700 (LWP 1895)]
Breakpoint 2, __OpenCL_bitonicSort_kernel (theArray=0x615ba0, stage=0,
passOfStage=0, width=1024, direction=0) at OCLm2oVFr.cl:32
       uint sortIncreasing = direction;
(gdb) p get_global_id(0)
$1 = 0
(qdb) c
```

Continuing.

```
Breakpoint 2, __OpenCL_bitonicSort_kernel (theArray=0x615ba0, stage=0,
passOfStage=0, width=1024, direction=0) at OCIm2oVFr.cl:32
32    uint sortIncreasing = direction;
(gdb) p get_global_id(0)
$2 = 1
(gdb)
```

3.2.4 Notes

 To make a breakpoint in a working thread with some particular ID in dimension N, one technique is to set a conditional breakpoint when the get_global_id(N) == ID. To do this, use:

```
b [ N | function | kernel_name ] if (get_global_id(N)==ID) where N can be 0, 1, or 2.
```

- For complete GDB documentation, see http://www.gnu.org/software/gdb/documentation/.
- 3. For debugging OpenCL kernels in Windows, a developer can use GDB running in cygwin or minGW. It is done in the same way as described in sections 3.1 and 3.2.

Notes:

- Only OpenCL kernels are visible to GDB when running cygwin or minGW. GDB under cygwin/minGW currently does not support host code debugging.
- It is not possible to use two debuggers attached to the same process.
 Do not try to attach Visual Studio to a process, and concurrently GDB to the kernels of that process.
- Continue to develop the application code using Visual Studio. Currently, gcc running in cygwin or minGW is not supported.

Chapter 4 OpenCL Performance and Optimization

This chapter discusses performance and optimization when programming for AMD Accelerated Parallel Processing (APP) GPU compute devices, as well as CPUs and multiple devices. Details specific to the Southern Islands series of GPUs is at the end of the chapter.

4.1 AMD APP Profiler

The AMD APP Profiler (hereafter Profiler) is a performance analysis tool that gathers data from the OpenCL run-time and AMD Radeon MGPUs during the execution of an OpenCL application. This information is used to discover bottlenecks in the application and find ways to optimize the application's performance for AMD platforms. The Profiler can be installed as part of the AMD APP SDK installation, or separately using its own installer package. It is downloadable from:

http://developer.amd.com/tools/AMDAPPProfiler/Pages/default.aspx.

This section describes the major features of Profiler version 2.4. Because the Profiler is still being developed, please see the documentation for the latest features of the tool at the same URL provided above.

The Profiler supports two usage models.

- Plug-in for Microsoft Visual Studio 2008 or 2010 (recommended). This lets you visualize and analyze the results in multiple ways.
- Command-line utility tool for both Windows and Linux platforms. This is a
 way to collect data for applications without source code access. The results
 can be analyzed directly in the text format or visualized in the Visual Studio
 plug-in.

The Profiler supports two modes of operations.

- Collecting OpenCL application traces.
- Collecting OpenCL kernel GPU performance counters.

These are described in the following subsections.

4.1.1 Collecting OpenCL Application Trace

The OpenCL application trace lists all the OpenCL API calls made by the application. For each of the API calls, the input parameters and output results are recorded, in addition to the CPU timestamps for the host code and device timestamps retrieved from the OpenCL run-time. The output data is recorded in an AMD custom application trace profile (*.atp) file format. See the Profiler documentation for more information.

This mode is especially useful for investigating the high-level structure of a complex application.

From the OpenCL application trace data, it is possible to:

- Reveal the high-level structure of the application with the Timeline view. This
 lets you investigate the number of OpenCL contexts and command queues
 created, as well as the relationships of these items in the application. The
 timeline shows the host code, kernel, and data transfer execution. See
 Section 4.1.1.1, "Timeline View," page 4-2.
- Identify whether the application is bound by kernel execution or data transfer time; find the top ten most expensive kernels and data transfers; find the API hot spots (most frequently called or expensive API call) in the application with the Summary Pages view. See Section 4.1.1.2, "Summary Pages View," page 4-4).
- View and debug the input parameters and output results for all API calls in the application with the API Trace view. See Section 4.1.1.3, "API Trace View," page 4-5.
- An OpenCL Performance Marker (CLPerfMarker) library is also provided for visualizing and analyzing non-OpenCL host code on the Timeline. Users can instrument their code with calls to clBeginPerfMarkerAMD() and clEndPerfMarkerAMD(). These calls are then used by the Profiler to annotate the host-code timeline hierarchically. For more information, see the CLPerfMarkerAMD.pdf in the CLPerfMarker/Doc subdirectory under the Profiler installation directory, typically \$AMDAPPSDKROOT/Tools/AMDAPPProfiler-vx.x/.

4.1.1.1 Timeline View

The timeline view (the top half of Figure 4.1) provides a visual representation of the execution of the application.




Figure 4.1 Timeline and API Trace View in Microsoft Visual Studio 2010

Along the top of the timeline is the time grid, which shows the total elapsed time of the application, in milliseconds. Timing begins when the first OpenCL call is made by the application, and ends when the final OpenCL is made. Directly below the time grid, each host (OS) thread that made at least one OpenCL call is listed. For each host thread, the OpenCL API calls are plotted along the time grid, showing the start time and duration of each call. Below the host threads, an OpenCL tree shows all contexts and queues created by the application, along with data transfer operations and kernel execution operations for each queue. The Timeline View can be navigated by zooming, panning, collapsing/expanding, and selecting an interest region. From the Timeline View, we can also navigate to the corresponding API call in the API Trace View and vice versa.

The Timeline View can be useful for debugging your OpenCL application. Some examples are:

- Easily confirm that the high-level structure of the algorithm is correct (the number of gueues and contexts created match your expectation).
- Confirm that synchronization has been performed properly in the application.
 For example, if kernel A execution is dependent on a buffer write or copy
 and/or outputs from kernel B execution, then, if the synchronization has been
 set up correctly, kernel A execution appears after the completion of the buffer
 execution and kernel B execution in the timeline grid. It can be hard to find
 this type of synchronization error using traditional debugging techniques.

4.1 AMD APP Profiler 4-3

 Confirm that the kernel and data transfer execution from all the queues have been performed efficiently. This is easily verified by ensuring that nondependent kernel and data transfer execution happens concurrently in the timeline grid.

4.1.1.2 Summary Pages View

The Summary Pages View (Figure 4.2) shows the statistics of your OpenCL application. It can provide a general idea of the location of the program's bottlenecks. It also provides useful information such as the number of buffers and number of images created on each context, most expensive kernel call, etc.




Figure 4.2 Context Summary Page View in Microsoft Visual Studio 2010

The Summary Pages View consists of the following pages.

- 1. API Summary shows the useful statistics for all OpenCL API calls made in the application for API hot spots identification.
- 2. Context Summary shows the timing information for all the kernel dispatches and data transfers for each context. This permits identifying whether the application is bound by the kernel execution or data transfer. If the application is bound by the data transfers, this page permits finding the most expensive data transfer type (read, write, copy, or map) in the application.
- 3. Kernel Summary lists all the kernels that are created in the application. If the application is bound by the kernel execution, it is possible to find the device causing the bottleneck. If the kernel execution on the GPU device is the bottleneck, use the GPU performance counters (see Section 4.1.2, "Collecting OpenCL GPU Kernel Performance Counters," page 4-5) to investigate the bottleneck inside the kernel.
- 4. Top 10 Data Transfer Summary shows the top ten most expensive individual data transfers.
- 5. Top 10 Kernel Summary shows the top ten most expensive individual kernel executions.
- 6. Warning(s) and Error(s) shows potential problems in your OpenCL application.

In order to minimize expensive data transfers, the algorithm/application may have be modified. With the help from the timeline view, we can investigate whether the data transfer execution has been most efficient (occurs concurrently with a kernel execution).

The Warning(s) and Error(s) page (Figure 4.3) shows potential problems and optimization hints in your OpenCL application, including unreleased OpenCL resources, OpenCL API failures, non-optimized work size, non-optimized data transfer, and excessive synchronization; it also provides suggestions to achieve better performance. Clicking on a hyperlink takes you to the corresponding OpenCL API that generated the message.

Index	Call Index	Thread ID	Туре	Message	
0	542	2268	Warning	Memory leak detected [Ref = 1, Handle = 0x0B1730B0]: Object created by clEnqueueNDRangeKernel	
216	208	2268	Best Practices	sest Practices cIEnqueueNDRangeKernel: Work group size is too small - [1,1,1]. Recommended Work group size is a multiple of 6	
270	319	2268	Best Practices	clEnqueueNDRangeKernel: Global work size is too small - [111], resulting in low GPU utilization.	
144	482	1932	Error	clEnqueueNDRangeKernel returns CL_INVALID_KERNEL_ARGS	

Figure 4.3 Warning(s) and Error(s) Page

4.1.1.3 API Trace View

The API Trace View (the bottom half in Figure 4.1) lists all the OpenCL API calls made by the application. Each host thread that makes at least one OpenCL call is listed in a separate tab. Each tab contains a list of all the API calls made by that particular thread. For each call, it shows the index of the call (representing execution order), the name of the API function, a semicolon-delimited list of parameters passed to the function, and the value returned by the function. Double-clicking an item in the API Trace view displays and zooms into that API call in the Host Thread row in the Timeline View. If stack trace is enabled while collecting the API trace, and the application contains debug information, it is possible to navigate from the API trace to source code.

The lets you analyze and debug the input parameters and output results for each API call. For example it is easy to check that all the API calls are returning CL_SUCCESS, all the buffers are created with the correct flags, as well as to identify redundant API calls. The API Trace shows additional information about data transfers using clenqueueMapBuffer/clenqueueMapImage; this includes the source, destination, and transfer type of the map operation. Some devices can take advantage of zero copy to save on data transfer time.

4.1.2 Collecting OpenCL GPU Kernel Performance Counters

The GPU kernel performance counters can be used to find the possible bottlenecks in the kernel execution. You can find the list of and descriptions of performance counters supported by AMD Radeon™ GPUs in the Profiler documentation, which is available at:

http://developer.amd.com/tools/AMDAPPProfiler/Pages/default.aspx .

4.1 AMD APP Profiler 4-5

After determining the most expensive kernel to be optimized using the trace data, collect the GPU performance counters to drill down to the kernel execution on the GPU devices. Using the performance counters, it is possible to:

- Find the number of resources (VGPR, SGPR [if applicable], and Local Memory size) allocated for the kernel. These resources affect the possible number of in-flight wavefronts in the GPU (higher number is required to hide the data latency). The Occupancy Modeler identifies the limiting factor for achieving a higher count of in-flight wavefronts.
- Identify the number of ALU, global, and local memory instructions executed in the GPU.
- Identify the number of bytes fetched from and written to the global memory.
- View use of the SIMD engine and memory units in the system.
- View the efficiency of the Shader Compiler to pack ALU instructions into the VLIW instructions in AMD GPUs.
- View the local memory (LDS) bank conflict.

The Session view (Figure 4.4) shows the resulting performance counters for a Profiler session. The output data is recorded in a csv format.




Figure 4.4 Sample Session View in Microsoft Visual Studio 2010

4.1.3 OpenCL Kernel Occupancy Modeler

Figure 4.5 shows a sample screen shot of the OpenCL Kernel Occupancy Modeler.

The top part of the page shows four graphs (only three on non-GCN devices) that provide a visual indication of how kernel resources affect the theoretical number of in-flight wavefronts on a compute unit. The graph representing the limiting resource has its title displayed in red text. If there is more than one limiting resource, more than one graph can have a red title. In each graph, the actual usage of the particular resource being graphed is highlighted with an

orange square. Hovering the mouse over a point in the graph causes a popup hint to be displayed; this shows the current X and Y values at that location.




Figure 4.5 Sample Kernel Occupancy Modeler Screen

The first graph, titled **Number of waves limited by Work-group size**, shows how the number of active wavefronts is affected by the size of the work-group for the dispatched kernel. In the above screen shot, note that the highest number of wavefronts is achieved when the work-group size is in the range of 64 to 128.

The second graph, titled **Number of waves limited by VGPRs**, shows how the number of active wavefronts is affected by the number of vector GPRs used by the dispatched kernel. In the above screen shot, note that as the number of VGPRs used increases, the number active wavefronts decreases in steps. Note that this graph shows that more than 62 GPRs can be allocated, although 62 is the maximum number, since the Shader Compiler assumes the work-group size is 256 items by default (the largest possible work-group size). For the Shader Compiler to allocate more than 62 GPRs, the kernel source code must be marked with the reqd_work_group_size kernel attribute. This attribute can tell the Shader Compiler that the kernel is to be launched with a work-group size smaller than the maximum, allowing it to allocate more GPRs. Thus, for X-axis values greater than 62, the GPR graph shows the theoretical number of wavefronts that can be launched if the kernel specified a smaller work-group size using that attribute.

If running on and AMD Radeon™ HD 7XXX series (GCN) device, the third graph, titled **Number of waves limited by SGPR**, shows how the number of active wavefronts is affected by the number of scalar GPRs used by the dispatched

4.1 AMD APP Profiler 4-7

kernel. In the above screen shot, note that as the number of used SGPRs increases, the number active wavefronts decreases in steps.

The fourth graph, titled **Number of waves limited by LDS**, shows how the number of active wavefronts is affected by the amount of LDS used by the dispatched kernel. In the above screen shot, note that as the amount of LDS usage increases, the number active wavefronts decreases in steps.

Below the graphs is a table that provides information about the device, the kernel, and the kernel occupancy. In the **Kernel Occupancy** section, note the limits imposed by each kernel resource, as well as which resource is currently limiting the number of waves for the kernel dispatch. This also displays the kernel occupancy percentage.

4.2 AMD APP KernelAnalyzer

The AMD APP KernelAnalyzer is a static analysis tool to compile, analyze, and disassemble an OpenCL kernel for AMD Radeon GPUs. It is commonly used for rapid prototyping of OpenCL kernels since it quickly compiles the kernel for multiple GPU device targets.

It can be used as a GUI tool for interactive tunings of an OpenCL kernel or in command-line mode to generate detailed reports.

The KernelAnalyzer can be installed as part of the AMD APP SDK installation, or individually using its own installer package. The KernelAnalyzer package can be downloaded from:

http://developer.amd.com/tools/AMDAPPKernelAnalyzer/Pages/default.aspx.

To use the KernelAnalyzer, the AMD OpenCL run-time is required to be installed in the system; however, no GPU is required in the system.

To compile an OpenCL kernel in the KernelAnalyzer, drop the OpenCL source kernel to the source code panel in the GUI (Figure 4.6). The entire OpenCL application is not required to compile or analyze the OpenCL kernel.

With the KernelAnalyzer, it is possible to:

- Compile and disassemble the OpenCL kernel for multiple Catalyst driver versions and GPU device targets.
- View the OpenCL kernel compilation's error messages from the OpenCL runtime.
- View the AMD Intermediate Language (IL) code generated by the OpenCL run-time.
- View the ISA code generated by the AMD Shader Compiler. Typically, hard core kernel optimizations are performed by analyzing the ISA code.
- View the statistics generated by analyzing the ISA code.
- View General-Purpose Register usage and spill registers allocated for the kernel.




Figure 4.6 AMD APP Kernel Analyzer

4.3 Analyzing Processor Kernels

4.3.1 Intermediate Language and GPU Disassembly

The AMD Accelerated Parallel Processing software exposes the Intermediate Language (IL) and instruction set architecture (ISA) code generated for OpenCLTM kernels through the compiler options -save-temps[=prefix].

The AMD Intermediate Language (IL) is an abstract representation for hardware vertex, pixel, and geometry shaders, as well as compute kernels that can be taken as input by other modules implementing the IL. An IL compiler uses an IL shader or kernel in conjunction with driver state information to translate these shaders into hardware instructions or a software emulation layer. For a complete description of IL, see the AMD Intermediate Language (IL) Specification v2.

The instruction set architecture (ISA) defines the instructions and formats accessible to programmers and compilers for the AMD GPUs. The Northern Islands-family ISA instructions and microcode are documented in the AMD Northern Islands-Family ISA Instructions and Microcode.

4.3.2 Generating IL and ISA Code

In Microsoft Visual Studio, the AMD APP Profiler provides an integrated tool to view IL and ISA code. (The AMD APP KernelAnalyzer also can show the IL and ISA code.) After running the Profiler, single-click the name of the kernel for detailed programming and disassembly information. The associated ISA disassembly is shown in a new tab. A drop-down menu provides the option to view the IL, ISA, or source OpenCL for the selected kernel.

Developers also can generate IL and ISA code from their OpenCL kernel by setting the environment variable AMD_OCL_BUILD_OPTIONS_APPEND=-save-temps (see Section 2.1.4, "AMD-Developed Supplemental Compiler Options," page 2-4).

4.4 Estimating Performance

4.4.1 Measuring Execution Time

The OpenCL runtime provides a built-in mechanism for timing the execution of kernels by setting the CL_QUEUE_PROFILING_ENABLE flag when the queue is created. Once profiling is enabled, the OpenCL runtime automatically records timestamp information for every kernel and memory operation submitted to the queue.

OpenCL provides four timestamps:

- CL_PROFILING_COMMAND_QUEUED Indicates when the command is enqueued into a command-queue on the host. This is set by the OpenCL runtime when the user calls an clenqueue* function.
- CL_PROFILING_COMMAND_SUBMIT Indicates when the command is submitted
 to the device. For AMD GPU devices, this time is only approximately defined
 and is not detailed in this section.
- CL_PROFILING_COMMAND_START Indicates when the command starts execution on the requested device.
- CL_PROFILING_COMMAND_END Indicates when the command finishes execution on the requested device.

The sample code below shows how to compute the kernel execution time (End-Start):

```
cl_event myEvent;
cl_ulong startTime, endTime;
clCreateCommandQueue (..., CL_QUEUE_PROFILING_ENABLE, NULL);
clEnqueueNDRangeKernel(..., &myEvent);
clFinish(myCommandQ); // wait for all events to finish
```

```
clGetEventProfilingInfo(myEvent, CL_PROFILING_COMMAND_START,
    sizeof(cl_ulong), &startTime, NULL);
clGetEventProfilingInfo(myEvent, CL_PROFILING_COMMAND_END,
    sizeof(cl_ulong), &endTimeNs, NULL);
cl_ulong kernelExecTimeNs = endTime-startTime;
```

The AMD APP Profiler also can record the execution time for a kernel automatically. The Kernel Time metric reported in the Profiler output uses the built-in OpenCL timing capability and reports the same result as the kernelExecTimeNs calculation shown above.

Another interesting metric to track is the kernel launch time (Start – Queue). The kernel launch time includes both the time spent in the user application (after enqueuing the command, but before it is submitted to the device), as well as the time spent in the runtime to launch the kernel. For CPU devices, the kernel launch time is fast (tens of μs), but for discrete GPU devices it can be several hundred μs . Enabling profiling on a command queue adds approximately 10 μs to 40 μs overhead to all clEnqueue calls. Much of the profiling overhead affects the start time; thus, it is visible in the launch time. Be careful when interpreting this metric. To reduce the launch overhead, the AMD OpenCL runtime combines several command submissions into a batch. Commands submitted as batch report similar start times and the same end time.

Measure performance of your test with CPU counters. Do not use OCL profiling. To determine if an application is executed asynchonically, build a dependent execution with OCL events. This is a "generic" solution; however, there is an exception when you can enable profiling and have overlap transfers. DRMDMA engines do not support timestamps ("GPU counters"). To get OCL profiling data, the runtime must synchronize the main command processor (CP) with the DMA engine; this disables overlap. Note, however, that Southern Islands has two independent main CPs and runtime pairs them with DMA engines. So, the application can still execute kernels on one CP, while another is synced with a DRM engine for profiling; this lets you profile it with APP or OCL profiling.

4.4.2 Using the OpenCL timer with Other System Timers

The resolution of the timer, given in ns, can be obtained from:

```
clGetDeviceInfo(...,CL_DEVICE_PROFILING_TIMER_RESOLUTION...);
```

AMD CPUs and GPUs report a timer resolution of 1 ns. AMD OpenCL devices are required to correctly track time across changes in frequency and power states. Also, the AMD OpenCL SDK uses the same time-domain for all devices in the platform; thus, the profiling timestamps can be directly compared across the CPU and GPU devices.

The sample code below can be used to read the current value of the OpenCL timer clock. The clock is the same routine used by the AMD OpenCL runtime to generate the profiling timestamps. This function is useful for correlating other program events with the OpenCL profiling timestamps.

Normal CPU time-of-day routines can provide a rough measure of the elapsed time of a GPU kernel. GPU kernel execution is non-blocking, that is, calls to enqueue*Kernel return to the CPU before the work on the GPU is finished. For an accurate time value, ensure that the GPU is finished. In OpenCL, you can force the CPU to wait for the GPU to become idle by inserting calls to clfinish() before and after the sequence you want to time; this increases the timing accuracy of the CPU routines. The routine clfinish() blocks the CPU until all previously enqueued OpenCL commands have finished.

For more information, see section 5.9, "Profiling Operations on Memory Objects and Kernels," of the *OpenCL 1.0 Specification*.

4.4.3 Estimating Memory Bandwidth

The memory bandwidth required by a kernel is perhaps the most important performance consideration. To calculate this:

```
Effective Bandwidth = (B_r + B_w)/T
```

where:

 B_r = total number of bytes read from global memory.

 B_w = total number of bytes written to global memory.

T = time required to run kernel, specified in nanoseconds.

If B_r and B_w are specified in bytes, and T in ns, the resulting effective bandwidth is measured in GB/s, which is appropriate for current CPUs and GPUs for which the peak bandwidth range is 20-260 GB/s. Computing B_r and B_w requires a thorough understanding of the kernel algorithm; it also can be a highly effective way to optimize performance. For illustration purposes, consider a simple matrix addition: each element in the two source arrays is read once, added together, then stored to a third array. The effective bandwidth for a 1024x1024 matrix addition is calculated as:

```
B_r = 2 \times (1024 \times 1024 \times 4 \text{ bytes}) = 8388608 \text{ bytes}; 2 arrays, 1024x1024, each element 4-byte float
```

$$B_w = 1 \times (1024 \times 1024 \times 4 \text{ bytes}) = 4194304 \text{ bytes}$$
; 1 array, 1024x1024, each element 4-byte float.

If the elapsed time for this copy as reported by the profiling timers is 1000000 ns (1 million ns, or .001 sec), the effective bandwidth is:

$$(B_r + B_w)/T = (8388608 + 4194304)/1000000 = 12.6GB/s$$

The AMD APP Profiler can report the number of dynamic instructions per thread that access global memory through the FetchInsts and WriteInsts counters. The Fetch and Write reports average the per-thread counts; these can be fractions if the threads diverge. The Profiler also reports the dimensions of the global NDRange for the kernel in the GlobalWorkSize field. The total number of threads can be determined by multiplying together the three components of the range. If all (or most) global accesses are the same size, the counts from the Profiler and the approximate size can be used to estimate $B_{\rm r}$ and $B_{\rm w}$:

B_r = Fetch * GlobalWorkitems * Size

B_w = Write * GlobalWorkitems * Element Size

where GlobalWorkitems is the dispatch size.

An example Profiler output and bandwidth calculation:

Method	GlobalWorkSize	Time	Fetch	Write
runKernel_Cypress	{192; 144; 1}	0.9522	70.8	0.5

WaveFrontSize = 192*144*1 = 27648 global work items.

In this example, assume we know that all accesses in the kernel are four bytes; then, the bandwidth can be calculated as:

The bandwidth then can be calculated as:

$$(Br + Bw)/T = (7829914 \text{ bytes} + 55296 \text{ bytes}) / .9522 \text{ ms} / 1000000$$

= 8.2 GB/s

4.5 OpenCL Memory Objects

This section explains the AMD OpenCL runtime policy for memory objects. It also recommends best practices for best performance.

OpenCL uses memory objects to pass data to kernels. These can be either buffers or images. Space for these is managed by the runtime, which uses several types of memory, each with different performance characteristics. Each type of memory is suitable for a different usage pattern. The following subsections describe:

- the memory types used by the runtime;
- how to control which memory kind is used for a memory object;
- how the runtime maps memory objects for host access;
- how the runtime performs memory object reading, writing and copying;

- how best to use command queues; and
- some recommended usage patterns.

4.5.1 Types of Memory Used by the Runtime

Memory is used to store memory objects that are accessed by kernels executing on the device, as well as to hold memory object data when they are mapped for access by the host application. This section describes the different memory kinds used by the runtime. Table 4.1 lists the performance of each memory type given a PCle3-capable platform and a high-end AMD Radeon™ 7XXX discrete GPU. In Table 4.1, when host memory is accessed by the GPU shader, it is of type CL_MEM_ALLOC_HOST_PTR. When GPU memory is accessed by the CPU, it is of type CL_MEM_PERSISTENT_MEM_AMD.

Table 4.1 Memory Bandwidth in GB/s (R = read, W = write) in GB/s

	CPU R	GPU W	GPU Shader R	GPU Shader W	GPU DMA R	GPU DMA W
Host Memory	10 - 20	10 - 20	9 - 10	2.5	11 - 12	11 - 12
GPU Memory	.01	9 - 10	230	120 -150	n/a	n/a

Host memory and device memory in the above table consists of one of the subtypes given below.

4.5.1.1 Host Memory

This regular CPU memory can be access by the CPU at full memory bandwidth; however, it is not directly accessible by the GPU. For the GPU to transfer host memory to device memory (for example, as a parameter to clenqueueReadBuffer or clenqueueWriteBuffer), it first must be pinned (see section 4.5.1.2). Pinning takes time, so avoid incurring pinning costs where CPU

When host memory is copied to device memory, the OpenCL runtime uses the following transfer methods.

- <=32 kB: For transfers from the host to device, the data is copied by the CPU
 to a runtime pinned host memory buffer, and the DMA engine transfers the
 data to device memory. The opposite is done for transfers from the device to
 the host.
- >32 kB and <=16 MB: The host memory physical pages containing the data are pinned, the GPU DMA engine is used, and the pages then are unpinned.
- >16 MB: Runtime pins host memory in stages of 16 MB blocks and transfer data to the device using the GPU DMA engine. Double buffering for pinning is used to overlap the pinning cost of each 16 MB block with the DMA transfer.

Due to the cost of copying to staging buffers, or pinning/unpinning host memory, host memory does not offer the best transfer performance.

overhead must be avoided.

4.5.1.2 Pinned Host Memory

This is host memory that the operating system has bound to a fixed physical address and that the operating system ensures is resident. The CPU can access pinned host memory at full memory bandwidth. The runtime limits the total amount of pinned host memory that can be used for memory objects. (See Section 4.5.2, "Placement," page 4-16, for information about pinning memory.

If the runtime knows the data is in pinned host memory, it can be transferred to, and from, device memory without requiring staging buffers or having to perform pinning/unpinning on each transfer. This offers improved transfer performance.

Currently, the runtime recognizes only data that is in pinned host memory for operation arguments that are memory objects it has allocated in pinned host memory. For example, the buffer argument of

clEnqueueReadBuffer/clEnqueueWriteBuffer and image argument of clEnqueueReadImage/clEnqueueWriteImage. It does not detect that the ptr arguments of these operations addresses pinned host memory, even if they are the result of clEnqueueMapBuffer/clEnqueueMapImage on a memory object that is in pinned host memory.

The runtime can make pinned host memory directly accessible from the GPU. Like regular host memory, the CPU uses caching when accessing pinned host memory. Thus, GPU accesses must use the CPU cache coherency protocol when accessing. For discrete devices, the GPU access to this memory is through the PCIe bus, which also limits bandwidth. For APU devices that do not have the PCIe overhead, GPU access is significantly slower than accessing device-visible host memory (see section 4.5.1.3), which does not use the cache coherency protocol.

4.5.1.3 Device-Visible Host Memory

The runtime allocates a limited amount of pinned host memory that is accessible by the GPU without using the CPU cache coherency protocol. This allows the GPU to access the memory at a higher bandwidth than regular pinned host memory.

A portion of this memory is also configured to be accessible by the CPU as uncached memory. Thus, reads by the CPU are significantly slower than those from regular host memory. However, these pages are also configured to use the memory system write combining buffers. The size, alignment, and number of write combining buffers is chip-set dependent. Typically, there are 4 to 8 buffers of 64 bytes, each aligned to start on a 64-byte memory address. These allow writes to adjacent memory locations to be combined into a single memory access. This allows CPU streaming writes to perform reasonably well. Scattered writes that do not fill the write combining buffers before they have to be flushed do not perform as well.

APU devices have no device memory and use device-visible host memory for their global device memory.

4.5.1.4 Device Memory

Discrete GPU devices have their own dedicated memory, which provides the highest bandwidth for GPU access. The CPU cannot directly access device memory on a discrete GPU (except for the host-visible device memory portion described in section 4.5.1.5).

On an APU, the system memory is shared between the GPU and the CPU; it is visible by either the CPU or the GPU at any given time. A significant benefit of this is that buffers can be zero copied between the devices by using map/unmap operations to logically move the buffer between the CPU and the GPU address space. (Note that in the system BIOS at boot time, it is possible to allocate the size of the frame buffer. This section of memory is divided into two parts, one of which is invisible to the CPU. Thus, not all system memory supports zero copy. See Table 4.2, specifically the Default row.) See Section 4.5.4, "Mapping," page 4-18, for more information on zero copy.

4.5.1.5 Host-Visible Device Memory

A limited portion of discrete GPU device memory is configured to be directly accessible by the CPU. It can be accessed by the GPU at full bandwidth, but CPU access is over the PCIe bus; thus, it is much slower that host memory bandwidth. The memory is mapped into the CPU address space as uncached, but using the memory system write combining buffers. This results in slow CPU reads and scattered writes, but streaming CPU writes perform much better because they reduce PCIe overhead.

4.5.2 Placement

Every OpenCL memory object has a location that is defined by the flags passed to clCreateBuffer/clCreateImage. A memory object can be located either on a device, or (as of SDK 2.4) it can be located on the host and accessed directly by all the devices. The Location column of Table 4.2 gives the memory type used for each of the allocation flag values for different kinds of devices. When a device kernel is executed, it accesses the contents of memory objects from this location. The performance of these accesses is determined by the memory kind used.

An OpenCL context can have multiple devices, and a memory object that is located on a device has a location on each device. To avoid over-allocating device memory for memory objects that are never used on that device, space is not allocated until first used on a device-by-device basis. For this reason, the first use of a memory object after it is created can be slower than subsequent uses.

Table 4.2 OpenCL Memory Object Properties

			clEnqueueMapBuffer/ clEnqueueMapImage/ clEnqueueUnmapMemObject		
clCreateBuffer/ clCreateImage Flags Argument	Device Type	Location	Map Mode	Map Location	
	Discrete GPU	Device memory			
Default (none of the following flags)	APU	Device-visible host memory	Сору	Host memory (different memory area can be used on each map).	
	CPU	Use <i>Map Location</i> directly	Zero copy		
GL MEM NILOG WOOFF DEED	Discrete GPU	Pinned host memory			
CL_MEM_ALLOC_HOST_PTR, CL_MEM_USE_HOST_PTR	APU	shared by all devices in context (unless	Zero copy	Use Location directly (same memory area is	
(clCreateBuffer when VM is enabled)	CPU	only device in context is CPU; then, host memory)		used on each map).	
CL MEM ALLOC HOST PTR,	Discrete GPU	Device memory		Pinned host memory,	
CL_MEM_USE_HOST_PTR (for clCreateImage and	APU	Device-visible memory	Сору	unless only device in context is CPU; then, host memory (same memory area is used on each map).	
clCreateBuffer without VM)	CPU		Zero copy		
CL_MEM_USE_PERSISTENT_MEM_AMD (when VM is enabled)	Discrete GPU	Host-visible device memory		Use Location directly	
	APU	Host-visible device memory	Zero copy	(different memory area can be used on each map).	
	CPU	Host memory			
CL_MEM_USE_PERSISTENT_MEM_AM D (when VM is not enabled)	Same as default.				

4.5.3 Memory Allocation

4.5.3.1 Using the CPU

Create memory objects with CL_MEM_ALLOC_HOST_PTR, and use map/unmap; do not use read/write. The reason for this is that if the object is created with CL_MEM_USE_HOST_PTR the CPU is running the kernel on the buffer provided by the application (a hack that all vendors use). This results in zero copy between the CPU and the application buffer; the kernel updates the application buffer, and in this case a map/unmap is actually a no-op. Also, when allocating the buffer on the host, ensure that it is created with the correct alignment. For example, a buffer to be used as float4* must be 128-bit aligned.

4.5.3.2 Using Both CPU and GPU Devices, or using an APU Device

When creating memory objects, create them with CL_MEM_USE_PERSISTENT_MEM_AMD. This enables the zero copy feature, as explained in Section 4.5.3.1, "Using the CPU.".

4.5.3.3 Buffers vs Images

Unlike GPUs, CPUs do not contain dedicated hardware (samplers) for accessing images. Instead, image access is emulated in software. Thus, a developer may prefer using buffers instead of images if no sampling operation is needed.

4.5.3.4 Choosing Execution Dimensions

Note the following guidelines.

- Make the number of work-groups a multiple of the number of logical CPU cores (device compute units) for maximum use.
- When work-groups number exceed the number of CPU cores, the CPU cores execute the work-groups sequentially.

4.5.4 Mapping

The host application can use clEnqueueMapBuffer/clEnqueueMapImage to obtain a pointer that can be used to access the memory object data. When finished accessing, clEnqueueUnmapMemObject must be used to make the data available to device kernel access. When a memory object is located on a device, the data either can be transferred to, and from, the host, or (as of SDK 2.4) be accessed directly from the host. Memory objects that are located on the host, or located on the device but accessed directly by the host, are termed zero copy memory objects. The data is never transferred, but is accessed directly by both the host and device. Memory objects that are located on the device and transferred to, and from, the device when mapped and unmapped are termed copy memory objects. The Map Mode column of Table 4.2 specifies the transfer mode used for each kind of memory object, and the Map Location column indicates the kind of memory referenced by the pointer returned by the map operations.

4.5.4.1 Zero Copy Memory Objects

CL_MEM_USE_PERSISTENT_MEM_AMD, CL_MEM_USE_HOST_PTR, and CL_MEM_ALLOC_HOST_PTR support zero copy memory objects. The first provides device-resident zero copy memory objects; the other two provide host-resident zero copy memory objects.

Zero copy memory objects can be used by an application to optimize data movement. When <code>clEnqueueMapBuffer</code> / <code>clEnqueueMapImage</code> / <code>clEnqueueUnmapMemObject</code> are used, no runtime transfers are performed, and the operations are very fast; however, the runtime can return a different pointer value each time a zero copy memory object is mapped. Note that only images created with <code>Cl_MEM_USE_PERSISTENT_MEM_AMD</code> can be zero copy.

From Southern Island on, devices support zero copy memory objects under Linux; however, only images created with CL_MEM_USE_PERSISTENT_MEM_AMD can be zero copy.

Zero copy host resident memory objects can boost performance when host memory is accessed by the device in a sparse manner or when a large host memory buffer is shared between multiple devices and the copies are too expensive. When choosing this, the cost of the transfer must be greater than the extra cost of the slower accesses.

Streaming writes by the host to zero copy device resident memory objects are about as fast as the transfer rates, so this can be a good choice when the host does not read the memory object to avoid the host having to make a copy of the data to transfer. Memory objects requiring partial updates between kernel executions can also benefit. If the contents of the memory object must be read by the host, use clenqueueCopyBuffer to transfer the data to a separate CL MEM ALLOC HOST PTR buffer.

4.5.4.2 Copy Memory Objects

For memory objects with copy map mode, the memory object location is on the device, and it is transferred to, and from, the host when <code>clEnqueueMapBuffer</code> / <code>clEnqueueMapImage</code> / <code>clEnqueueUnmapMemObject</code> are called. Table 4.3 shows how the <code>map_flags</code> argument affects transfers. The runtime transfers only the portion of the memory object requested in the <code>offset</code> and <code>cb</code> arguments. When accessing only a portion of a memory object, only map that portion for improved performance.

Table 4.3 Transfer policy on clEnqueueMapBuffer / clEnqueueMapImage / clEnqueueUnmapMemObject for Copy Memory Objects

clEnqueueMapBuffer / clEnqueueMapImage map_flags argument	Transfer on clEnqueueMapBuffer / clEnqueueMapImage	Transfer on clEnqueueUnmapMemObject
CL_MAP_READ	Device to host, if map location is not current.	None.
CL_MAP_WRITE	Device to host, if map location is not current.	Host to device.
CL_MAP_READ CL_MAP_WRITE	Device to host if map location is not current.	Host to device.
CL_MAP_WRITE_INVALI DATE_REGION	None.	Host to device.

For default memory objects, the pointer returned by clEnqueueMapBuffer / clEnqueueMapImage may not be to the same memory area each time because different runtime buffers may be used.

For CL_MEM_USE_HOST_PTR and CL_MEM_ALLOC_HOST_PTR the same map location is used for all maps; thus, the pointer returned is always in the same memory area. For other copy memory objects, the pointer returned may not always be to the same memory region.

For CL_MEM_USE_HOST_PTR and the CL_MEM_ALLOC_HOST_PTR cases that use copy map mode, the runtime tracks if the map location contains an up-to-date copy of the memory object contents and avoids doing a transfer from the device when mapping as CL_MAP_READ. This determination is based on whether an operation such as clenqueueWriteBuffer/clenqueueCopyBuffer or a kernel execution has modified the memory object. If a memory object is created with CL_MEM_READ_ONLY, then a kernel execution with the memory object as an argument is not considered as modifying the memory object. Default memory objects cannot be tracked because the map location changes between map calls; thus, they are always transferred on the map.

For CL_MEM_USE_HOST_PTR, clCreateBuffer/clCreateImage pins the host memory passed to the host_ptr argument. It is unpinned when the memory object is deleted. To minimize pinning costs, align the memory to 4KiB. This avoids the runtime having to pin/unpin on every map/unmap transfer, but does add to the total amount of pinned memory.

For CL_MEM_USE_HOST_PTR, the host memory passed as the ptr argument of clCreateBuffer/clCreateImage is used as the map location. As mentioned in section 4.5.1.1, host memory transfers incur considerable cost in pinning/unpinning on every transfer. If used, ensure the memory aligned to the data type size used in the kernels. If host memory that is updated once is required, use CL_MEM_ALLOC_HOST_PTR with the CL_MEM_COPY_HOST_PTR flag instead. If device memory is needed, use CL_MEM_USE_PERSISTENT_MEM_AMD and clEnqueueWriteBuffer.

If CL_MEM_COPY_HOST_PTR is specified with CL_MEM_ALLOC_HOST_PTR when creating a memory object, the memory is allocated in pinned host memory and initialized with the passed data. For other kinds of memory objects, the deferred allocation means the memory is not yet allocated on a device, so the runtime has to copy the data into a temporary runtime buffer. The memory is allocated on the device when the device first accesses the resource. At that time, any data that must be transferred to the resource is copied. For example, this would apply when a buffer was allocated with the flag CL_MEM_COPY_HOST_PTR. Using CL_MEM_COPY_HOST_PTR for these buffers is not recommended because of the extra copy. Instead, create the buffer without CL_MEM_COPY_HOST_PTR, and initialize with clenqueueWriteBuffer/clenqueueWriteImage.

When images are transferred, additional costs are involved because the image must be converted to, and from, linear address mode for host access. The runtime does this by executing kernels on the device.

4.5.5 Reading, Writing, and Copying

There are numerous OpenCL commands to read, write, and copy buffers and images. The runtime performs transfers depending on the memory kind of the source and destination. When transferring between host memory and device memory the methods described in section Section 4.5.1.1, "Host Memory," page 4-14, are used. Memory is used to transferring between the various kinds of host memory, this may be slow if reading from device visible host memory, as

described in section Section 4.5.1.3, "Device-Visible Host Memory," page 4-15. Finally, device kernels are used to copy between device memory. For images, device kernels are used to convert to and from the linear address mode when necessary.

4.5.6 Command Queue

It is best to use non-blocking commands to allow multiple commands to be queued before the command queue is flushed to the GPU. This sends larger batches of commands, which amortizes the cost of preparing and submitting work to the GPU. Use event tracking to specify the dependence between operations. It is recommended to queue operations that do not depend of the results of previous copy and map operations. This can help keep the GPU busy with kernel execution and DMA transfers. Note that if a non-blocking copy or map is queued, it does not start until the command queue is flushed. Use clFlush if necessary, but avoid unnecessary flushes because they cause small command batching.

For Southern Islands and later, devices support at least two hardware compute queues. That allows an application to increase the throughput of small dispatches with two command queues for asynchronous submission and possibly execution. The hardware compute queues are selected in the following order: first queue = even OCL command queues, second queue = odd OCL queues.

4.6 OpenCL Data Transfer Optimization

The AMD OpenCL implementation offers several optimized paths for data transfer to, and from, the device. The following chapters describe buffer and image paths, as well as how they map to common application scenarios. To find out where the application's buffers are stored (and understand how the data transfer behaves), use the APP Profiler's API Trace View, and look at the tool tips of the clengueueMapBuffer calls.

4.6.1 Definitions

- Deferred allocation The CL runtime attempts to minimize resource consumption by delaying buffer allocation until first use. As a side effect, the first accesses to a buffer may be more expensive than subsequent accesses.
- Peak interconnect bandwidth As used in the text below, this is the transfer bandwidth between host and device that is available under optimal conditions at the application level. It is dependent on the type of interconnect, the chipset, and the graphics chip. As an example, a high-performance PC with a PCle 3.0 16x bus and a GCN architecture (AMD Radeon™ HD 7XXX series) graphics card has a nominal interconnect bandwidth of 16 GB/s.
- Pinning When a range of host memory is prepared for transfer to the GPU, its pages are locked into system memory. This operation is called pinning; it can impose a high cost, proportional to the size of the memory range. One of the goals of optimizing data transfer is to use pre-pinned buffers whenever possible. However, if pre-pinned buffers are used excessively, it can reduce

the available system memory and result in excessive swapping. Host side zero copy buffers provide easy access to pre-pinned memory.

- WC Write Combine is a feature of the CPU write path to a select region
 of the address space. Multiple adjacent writes are combined into cache lines
 (for example, 64 bytes) before being sent to the external bus. This path
 typically provides fast streamed writes, but slower scattered writes.
 Depending on the chip set, scattered writes across a graphics interconnect
 can be very slow. Also, some platforms require multi-core CPU writes to
 saturate the WC path over an interconnect.
- Uncached accesses Host memory and I/O regions can be configured as uncached. CPU read accesses are typically very slow; for example: uncached CPU reads of graphics memory over an interconnect.
- USWC Host memory from the Uncached Speculative Write Combine heap
 can be accessed by the GPU without causing CPU cache coherency traffic.
 Due to the uncached WC access path, CPU streamed writes are fast, while
 CPU reads are very slow. On APU devices, this memory provides the fastest
 possible route for CPU writes followed by GPU reads.

4.6.2 Buffers

OpenCL buffers currently offer the widest variety of specialized buffer types and optimized paths, as well as slightly higher transfer performance.

4.6.2.1 Regular Device Buffers

Buffers allocated using the flags CL_MEM_READ_ONLY, CL_MEM_WRITE_ONLY, or CL_MEM_READ_WRITE are placed on the GPU device. These buffers can be accessed by a GPU kernel at very high bandwidths. For example, on a high-end graphics card, the OpenCL kernel read/write performance is significantly higher than 100 GB/s. When device buffers are accessed by the host through any of the OpenCL read/write/copy and map/unmap API calls, the result is an explicit transfer across the hardware interconnect.

4.6.2.2 Zero Copy Buffers

AMD APP SDK 2.4 on Windows 7 and Vista introduces a new feature called *zero copy buffers*.

If a buffer is of the zero copy type, the runtime tries to leave its content in place, unless the application explicitly triggers a transfer (for example, through clenqueueCopyBuffer()). Depending on its type, a zero copy buffer resides on the host or the device. Independent of its location, it can be accessed directly by the host CPU or a GPU device kernel, at a bandwidth determined by the capabilities of the hardware interconnect.

Calling clEnqueueMapBuffer() and clEnqueueUnmapMemObject() on a zero copy buffer is typically a low-cost operation.

Since not all possible read and write paths perform equally, check the application scenarios below for recommended usage. To assess performance on a given platform, use the BufferBandwidth sample.

If a given platform supports the zero copy feature, the following buffer types are available:

- The CL_MEM_ALLOC_HOST_PTR and CL_MEM_USE_HOST_PTR buffers are:
 - zero copy buffers that resides on the host.
 - directly accessible by the host at host memory bandwidth.
 - directly accessible by the device across the interconnect.
 - a pre-pinned sources or destinations for CL read, write, and copy commands into device memory at peak interconnect bandwidth.

Note that buffers created with the flag CL_MEM_ALLOC_HOST_PTR together with CL_MEM_READ_ONLY may reside in uncached write-combined memory. As a result, CPU can have high streamed write bandwidth, but low read and potentially low write scatter bandwidth, due to the uncached WC path.

- The CL_MEM_USE_PERSISTENT_MEM_AMD buffer is
 - a zero copy buffer that resides on the GPU device.
 - directly accessible by the GPU device at GPU memory bandwidth.
 - directly accessible by the host across the interconnect (typically with high streamed write bandwidth, but low read and potentially low write scatter bandwidth, due to the uncached WC path).
 - copyable to, and from, the device at peak interconnect bandwidth using CL read, write, and copy commands.

There is a limit on the maximum size per buffer, as well as on the total size of all buffers. This is platform-dependent, limited in size for each buffer, and also for the total size of all buffers of that type (a good working assumption is 64 MB for the per-buffer limit, and 128 MB for the total).

Zero copy buffers work well on APU devices. SDK 2.5 introduced an optimization that is of particular benefit on APUs. The runtime uses USWC memory for buffers allocated as CL_MEM_ALLOC_HOST_PTR | CL_MEM_READ_ONLY. On APU systems, this type of zero copy buffer can be written to by the CPU at very high data rates, then handed over to the GPU at minimal cost for equally high GPU read-data rates over the Radeon memory bus. This path provides the highest data transfer rate for the CPU-to-GPU path. The use of multiple CPU cores may be necessary to achieve peak write performance.

- 1. buffer = clCreateBuffer(CL MEM ALLOC HOST PTR | CL MEM READ ONLY)
- 2. address = clMapBuffer(buffer)
- 3. memset(address) or memcpy(address) (if possible, using multiple CPU cores)
- 4. clEnqueueUnmapMemObject(buffer)

5. clEnqueueNDRangeKernel(buffer)

As this memory is not cacheable, CPU read operations are very slow. This type of buffer also exists on discrete platforms, but transfer performance typically is limited by PCIe bandwidth.

Zero copy buffers can provide low latency for small transfers, depending on the transfer path. For small buffers, the combined latency of map/CPU memory access/unmap can be smaller than the corresponding DMA latency.

4.6.2.3 Pre-pinned Buffers

AMD APP SDK 2.5 introduces a new feature called pre-pinned buffers. This feature is supported on Windows 7, Windows Vista, and Linux.

Buffers of type CL_MEM_ALLOC_HOST_PTR or CL_MEM_USE_HOST_PTR are pinned at creation time. These buffers can be used directly as a source or destination for clenqueueCopyBuffer to achieve peak interconnect bandwidth. Mapped buffers also can be used as a source or destination for clenqueueRead/WriteBuffer calls, again achieving peak interconnect bandwidth. Note that using CL_MEM_USE_HOST_PTR permits turning an existing user memory region into prepinned memory. However, in order to stay on the fast path, that memory must be aligned to 256 bytes. Buffers of type CL_MEM_USE_HOST_PTR remain pre-pinned as long as they are used only for data transfer, but not as kernel arguments. If the buffer is used in a kernel, the runtime creates a cached copy on the device, and subsequent copies are not on the fast path. The same restriction applies to CL MEM_ALLOC HOST_PTR allocations under Linux.

See usage examples described for various options below.

The pre-pinned path is supported for the following calls.

- clEnqueueRead/WriteBuffer
- clEnqueueRead/WriteImage
- clEnqueueRead/WriteBufferRect

Offsets into mapped buffer addresses are supported, too.

Note that the CL image calls must use pre-pinned mapped buffers on the host side, and not pre-pinned images.

4.6.2.4 Application Scenarios and Recommended OpenCL Paths

The following section describes various application scenarios, and the corresponding paths in the OpenCL API that are known to work well on AMD platforms. The various cases are listed, ordered from generic to more specialized.

From an application point of view, two fundamental use cases exist, and they can be linked to the various options, described below.

- An application wants to transfer a buffer that was already allocated through
 malloc() or mmap(). In this case, options 2), 3) and 4) below always consist
 of a memcpy() plus a device transfer. Option 1) does not require a memcpy().
- If an application is able to let OpenCL allocate the buffer, options 2) and 4) below can be used to avoid the extra memcpy(). In the case of option 5), memcpy() and transfer are identical.

Note that the OpenCL runtime uses deferred allocation to maximize memory resources. This means that a complete roundtrip chain, including data transfer and kernel compute, might take one or two iterations to reach peak performance.

A code sample named BufferBandwidth can be used to investigate and benchmark the various transfer options in combination with different buffer types.

Option 1 - clEnqueueWriteBuffer() and clEnqueueReadBuffer()

This option is the easiest to use on the application side. CL_MEM_USE_HOST_PTR is an ideal choice if the application wants to transfer a buffer that has already been allocated through malloc() or mmap().

There are two ways to use this option. The first uses clEnqueueRead/WriteBuffer on a pre-pinned, mapped host-side buffer:

- a. pinnedBuffer = clCreateBuffer(CL_MEM_ALLOC_HOST_PTR or CL_MEM_USE_HOST_PTR)
- b. deviceBuffer = clCreateBuffer()
- c. void *pinnedMemory = clEnqueueMapBuffer(pinnedBuffer)
- d. clEnqueueRead/WriteBuffer(deviceBuffer, pinnedMemory)
- e. clEnqueueUnmapMemObject(pinnedBuffer, pinnedMemory)

The pinning cost is incurred at step c. Step d does not incur any pinning cost. Typically, an application performs steps a, b, c, and e once. It then repeatedly reads or modifies the data in pinnedMemory, followed by step d.

For the second way to use this option, clEnqueueRead/WriteBuffer is used directly on a user memory buffer. The standard clEnqueueRead/Write calls require to pin (lock in memory) memory pages before they can be copied (by the DMA engine). This creates a performance penalty that is proportional to the buffer size. The performance of this path is currently about two-thirds of peak interconnect bandwidth.

Option 2 - clEnqueueCopyBuffer() on a pre-pinned host buffer (requires pre-pinned buffer support)

This is analogous to Option 1. Performing a CL copy of a pre-pinned buffer to a device buffer (or vice versa) runs at peak interconnect bandwidth.

- a. pinnedBuffer = clCreateBuffer(CL_MEM_ALLOC_HOST_PTR or CL MEM USE HOST PTR)
- b. deviceBuffer = clCreateBuffer()

This is followed either by:

- c. void *memory = clEnqueueMapBuffer(pinnedBuffer)
- d. Application writes or modifies memory.
- e. clEnqueueUnmapMemObject(pinnedBuffer, memory)
- $\mbox{f.} \quad \mbox{clEnqueueCopyBuffer(} \mbox{pinnedBuffer, deviceBuffer)} \\$

or by:

- g. clEnqueueCopyBuffer(deviceBuffer, pinnedBuffer)
- h. void *memory = clEnqueueMapBuffer(pinnedBuffer)
- i. Application reads memory.
- j. clEnqueueUnmapMemObject(pinnedBuffer, memory)

Since the pinnedBuffer resides in host memory, the clMap() and clUnmap() calls do not result in data transfers, and they are of very low latency. Sparse or dense memory operations by the application take place at host memory bandwidth.

Option 3 - clEnqueueMapBuffer() and clEnqueueUmmapMemObject() of a Device Buffer

This is a good choice if the application fills in the data on the fly, or requires a pointer for calls to other library functions (such as fread() or fwrite()). An optimized path exists for regular device buffers; this path provides peak interconnect bandwidth at map/unmap time.

For buffers already allocated through malloc() or mmap(), the total transfer cost includes a memcpy() into the mapped device buffer, in addition to the interconnect transfer. Typically, this is slower than option 1), above.

The transfer sequence is as follows:

- a. Data transfer from host to device buffer.
 - 1. ptr = clEnqueueMapBuffer(.., buf, .., CL_MAP_WRITE, ..)

Since the buffer is mapped write-only, no data is transferred from device buffer to host. The map operation is very low cost. A pointer to a pinned host buffer is returned.

- The application fills in the host buffer through memset(ptr), memcpy (ptr, srcptr), fread(ptr), or direct CPU writes. This happens at host memory bandwidth.
- 3. clEnqueueUnmapMemObject(.., buf, ptr, ..)

The pre-pinned buffer is transferred to the GPU device, at peak interconnect bandwidth.

- b. Data transfer from device buffer to host.
 - 1. ptr = clEnqueueMapBuffer(.., buf, .., CL_MAP_READ, ..)

This command triggers a transfer from the device to host memory,

into a pre-pinned temporary buffer, at peak interconnect bandwidth. A pointer to the pinned memory is returned.

- The application reads and processes the data, or executes a memcpy(dstptr, ptr), fwrite (ptr), or similar function. Since the buffer resides in host memory, this happens at host memory bandwidth.
- 3. clEnqueueUnmapMemObject(.., buf, ptr, ..)

Since the buffer was mapped as read-only, no transfer takes place, and the unmap operation is very low cost.

Option 4 - Direct host access to a zero copy device buffer (requires zero copy support)

This option allows overlapping of data transfers and GPU compute. It is also useful for sparse write updates under certain constraints.

a. A zero copy buffer on the device is created using the following command:

```
buf = clCreateBuffer ( .., CL_MEM_USE_PERSISTENT_MEM_AMD, .. )
```

This buffer can be directly accessed by the host CPU, using the uncached WC path. This can take place at the same time the GPU executes a compute kernel. A common double buffering scheme has the kernel process data from one buffer while the CPU fills a second buffer. See the TransferOverlap code sample.

A zero copy device buffer can also be used to for sparse updates, such as assembling sub-rows of a larger matrix into a smaller, contiguous block for GPU processing. Due to the WC path, it is a good design choice to try to align writes to the cache line size, and to pick the write block size as large as possible.

b. Transfer from the host to the device.

```
1. ptr = clEnqueueMapBuffer( .., buf, .., CL_MAP_WRITE, ..)
```

This operation is low cost because the zero copy device buffer is directly mapped into the host address space.

2. The application transfers data via memset(ptr), memcpy(ptr, srcptr), or direct CPU writes.

The CPU writes directly across the interconnect into the zero copy device buffer. Depending on the chipset, the bandwidth can be of the same order of magnitude as the interconnect bandwidth, although it typically is lower than peak.

```
3. clEnqueueUnmapMemObject( .., buf, ptr, ..)
```

As with the preceding map, this operation is low cost because the buffer continues to reside on the device.

c. If the buffer content must be read back later, use

```
clEnqueueReadBuffer( .., buf, ..) or
clEnqueueCopyBuffer( .., buf, zero copy host buffer, .. ).
```

This bypasses slow host reads through the uncached path.

Option 5 - Direct GPU access to a zero copy host buffer (requires zero copy support)

This option allows direct reads or writes of host memory by the GPU. A GPU kernel can import data from the host without explicit transfer, and write data directly back to host memory. An ideal use is to perform small I/Os straight from the kernel, or to integrate the transfer latency directly into the kernel execution time.

a. The application creates a zero copy host buffer.

```
buf = clCreateBuffer( .., CL_MEM_ALLOC_HOST_PTR, .. )
```

b. Next, the application modifies or reads the zero copy host buffer.

```
    ptr = clEnqueueMapBuffer( .., buf, .., CL_MAP_READ |
CL_MAP_WRITE, .. )
```

This operation is very low cost because it is a map of a buffer already residing in host memory.

- The application modifies the data through memset(ptr), memcpy(in either direction), sparse or dense CPU reads or writes. Since the application is modifying a host buffer, these operations take place at host memory bandwidth.
- clEnqueueUnmapMemObject(..., buf, ptr, ...)
 As with the preceding map, this operation is very low cost because the buffer continues to reside in host memory.
- c. The application runs clEnqueueNDRangeKernel(), using buffers of this type as input or output. GPU kernel reads and writes go across the interconnect to host memory, and the data transfer becomes part of the kernel execution.

The achievable bandwidth depends on the platform and chipset, but can be of the same order of magnitude as the peak interconnect bandwidth. For discrete graphics cards, it is important to note that resulting GPU kernel bandwidth is an order of magnitude lower compared to a kernel accessing a regular device buffer located on the device.

d. Following kernel execution, the application can access data in the host buffer in the same manner as described above.

4.7 Using Multiple OpenCL Devices

The AMD OpenCL runtime supports both CPU and GPU devices. This section introduces techniques for appropriately partitioning the workload and balancing it across the devices in the system.

4.7.1 CPU and GPU Devices

Table 4.4 lists some key performance characteristics of two exemplary CPU and GPU devices: a quad-core AMD Phenom II X4 processor running at 2.8 GHz, and a mid-range AMD Radeon[™] HD 7770 GPU running at 1 GHz. The "best" device in each characteristic is highlighted, and the ratio of the best/other device is shown in the final column.

The GPU excels at high-throughput: the peak execution rate (measured in FLOPS) is 7X higher than the CPU, and the memory bandwidth is 2.5X higher than the CPU. The GPU also consumes approximately 65% the power of the CPU; thus, for this comparison, the power efficiency in flops/watt is 10X higher. While power efficiency can vary significantly with different devices, GPUs generally provide greater power efficiency (flops/watt) than CPUs because they optimize for throughput and eliminate hardware designed to hide latency.

Table 4.4 CPU and GPU Performance Characteristics

	CPU	GPU	Winner Ratio
Example Device	AMD Phenom [™] II X4	AMD Radeon™ HD 7770	
Core Frequency	2800 MHz	1 GHz	3 X
Compute Units	4	10	2.5 X
Approx. Power ¹	95 W	80 W	1.2 X
Approx. Power/Compute Unit	19 W	8 W	2.4 X
Peak Single-Precision Billion Floating-Point Ops/Sec	90	1280	14 X
Approx GFLOPS/Watt	0.9	16	18 X
Max In-flight HW Threads	4	25600	6400 X
Simultaneous Executing Threads	4	640	160 X
Memory Bandwidth	26 GB/s	72 GB/s	2.8 X
Int Add latency	0.4 ns	4 ns	10 X
FP Add Latency	1.4 ns	4 ns	2.9 X
Approx DRAM Latency	50 ns	270 ns	5.4 X
L2+L3 (GPU only L2) cache capacity	8192 KB	128 kB	64 X
Approx Kernel Launch Latency	25 μs	50 μs	2 X

^{1.} For the power specifications of the AMD Phenom[™] II x4, see http://www.amd.com/us/products/desk-top/processors/phenom-ii/Pages/phenom-ii-model-number-comparison.aspx.

Table 4.5 provides a comparison of the CPU and GPU performance characteristics in an AMD A8-4555M "Trinity" APU (19 W, 21 GB/s memory bandwidth).

Table 4.5 CPU and GPU Performance Characteristics on APU

	CPU	GPU	Winner Ratio
Core Frequency	2400 MHz	424 MHz	5.7 x
Compute Units	4	6	1.5 x
Peak Single Precision		1	-
Floating-Point Ops/s	77 GFLOPs	326 GFLOPs	4.2 x
Approx. GFLOPs/W	4.0	17.1	4.2 x
Max Inflight HW Threads	4	15872	3968 x
Simultaneous Executing Threads	4	96	24 x
Int Add Latency	0.4 ns	18.9 ns	45.3 x
FP Add Latency	1.7 ns	9.4 ns	5.7 x
Approx. DRAM Latency	50 ns	270 ns	5.4 x
L2 + L3 Cache Capacity	4192 kB	256 kB	16.4 x

Conversely, CPUs excel at latency-sensitive tasks. For example, an integer add is 10X faster on the CPU than on the GPU. This is a product of both the CPUs higher clock rate (2800 MHz vs 1000 MHz for this comparison), as well as the operation latency; the CPU is optimized to perform an integer add in just one cycle, while the GPU requires four cycles. The CPU also has a latency-optimized path to DRAM, while the GPU optimizes for bandwidth and relies on many inflight threads to hide the latency. The AMD Radeon™ HD 7770 GPU, for example, supports more than 25,000 in-flight work-items and can switch to a new wavefront (containing up to 64 work-items) in a single cycle. The CPU supports only four hardware threads, and thread-switching requires saving and restoring the CPU registers from memory. The GPU requires many active threads to both keep the execution resources busy, as well as provide enough threads to hide the long latency of cache misses.

Each GPU wavefront has its own register state, which enables the fast single-cycle switching between threads. Also, GPUs can be very efficient at gather/scatter operations: each work-item can load from any arbitrary address, and the registers are completely decoupled from the other threads. This is substantially more flexible and higher-performing than a classic Vector ALU-style architecture (such as SSE on the CPU), which typically requires that data be accessed from contiguous and aligned memory locations. SSE supports instructions that write parts of a register (for example, MOVLPS and MOVHPS, which write the upper and lower halves, respectively, of an SSE register), but these instructions generate additional microarchitecture dependencies and frequently require additional pack instructions to format the data correctly.

In contrast, each GPU thread shares the same program counter with 63 other threads in a wavefront. Divergent control-flow on a GPU can be quite expensive and can lead to significant under-utilization of the GPU device. When control flow substantially narrows the number of valid work-items in a wave-front, it can be faster to use the CPU device.

CPUs also tend to provide significantly more on-chip cache than GPUs. In this example, the CPU device contains 512 kB L2 cache/core plus a 6 MB L3 cache that is shared among all cores, for a total of 8 MB of cache. In contrast, the GPU device contains only 128 kB cache shared by the five compute units. The larger CPU cache serves both to reduce the average memory latency and to reduce memory bandwidth in cases where data can be re-used from the caches.

Finally, note the approximate 2X difference in kernel launch latency. The GPU launch time includes both the latency through the software stack, as well as the time to transfer the compiled kernel and associated arguments across the PCI-express bus to the discrete GPU. Notably, the launch time does not include the time to compile the kernel. The CPU can be the device-of-choice for small, quick-running problems when the overhead to launch the work on the GPU outweighs the potential speedup. Often, the work size is data-dependent, and the choice of device can be data-dependent as well. For example, an image-processing algorithm may run faster on the GPU if the images are large, but faster on the CPU when the images are small.

The differences in performance characteristics present interesting optimization opportunities. Workloads that are large and data parallel can run orders of magnitude faster on the GPU, and at higher power efficiency. Serial or small parallel workloads (too small to efficiently use the GPU resources) often run significantly faster on the CPU devices. In some cases, the same algorithm can exhibit both types of workload. A simple example is a reduction operation such as a sum of all the elements in a large array. The beginning phases of the operation can be performed in parallel and run much faster on the GPU. The end of the operation requires summing together the partial sums that were computed in parallel; eventually, the width becomes small enough so that the overhead to parallelize outweighs the computation cost, and it makes sense to perform a serial add. For these serial operations, the CPU can be significantly faster than the GPU.

4.7.2 When to Use Multiple Devices

One of the features of GPU computing is that some algorithms can run substantially faster and at better energy efficiency compared to a CPU device. Also, once an algorithm has been coded in the data-parallel task style for OpenCL, the same code typically can scale to run on GPUs with increasing compute capability (that is more compute units) or even multiple GPUs (with a little more work).

For some algorithms, the advantages of the GPU (high computation throughput, latency hiding) are offset by the advantages of the CPU (low latency, caches, fast launch time), so that the performance on either devices is similar. This case is more common for mid-range GPUs and when running more mainstream algorithms. If the CPU and the GPU deliver similar performance, the user can get the benefit of either improved power efficiency (by running on the GPU) or higher peak performance (use both devices).

Usually, when the data size is small, it is faster to use the CPU because the startup time is quicker than on the GPU due to a smaller driver overhead and avoiding the need to copy buffers from the host to the device.

4.7.3 Partitioning Work for Multiple Devices

By design, each OpenCL command queue can only schedule work on a single OpenCL device. Thus, using multiple devices requires the developer to create a separate queue for each device, then partition the work between the available command queues.

A simple scheme for partitioning work between devices would be to statically determine the relative performance of each device, partition the work so that faster devices received more work, launch all the kernels, and then wait for them to complete. In practice, however, this rarely yields optimal performance. The relative performance of devices can be difficult to determine, in particular for kernels whose performance depends on the data input. Further, the device performance can be affected by dynamic frequency scaling, OS thread scheduling decisions, or contention for shared resources, such as shared caches and DRAM bandwidth. Simple static partitioning algorithms which "guess wrong" at the beginning can result in significantly lower performance, since some devices finish and become idle while the whole system waits for the single, unexpectedly slow device.

For these reasons, a dynamic scheduling algorithm is recommended. In this approach, the workload is partitioned into smaller parts that are periodically scheduled onto the hardware. As each device completes a part of the workload, it requests a new part to execute from the pool of remaining work. Faster devices, or devices which work on easier parts of the workload, request new input faster, resulting in a natural workload balancing across the system. The approach creates some additional scheduling and kernel submission overhead, but dynamic scheduling generally helps avoid the performance cliff from a single bad initial scheduling decision, as well as higher performance in real-world system environments (since it can adapt to system conditions as the algorithm runs).

Multi-core runtimes, such as Cilk, have already introduced dynamic scheduling algorithms for multi-core CPUs, and it is natural to consider extending these scheduling algorithms to GPUs as well as CPUs. A GPU introduces several new aspects to the scheduling process:

Heterogeneous Compute Devices

Most existing multi-core schedulers target only homogenous computing devices. When scheduling across both CPU and GPU devices, the scheduler must be aware that the devices can have very different performance characteristics (10X or more) for some algorithms. To some extent, dynamic scheduling is already designed to deal with heterogeneous workloads (based on data input the same algorithm can have very different performance, even when run on the same device), but a system with heterogeneous devices

makes these cases more common and more extreme. Here are some suggestions for these situations.

- The scheduler should support sending different workload sizes to different devices. GPUs typically prefer larger grain sizes, and higherperforming GPUs prefer still larger grain sizes.
- The scheduler should be conservative about allocating work until after it has examined how the work is being executed. In particular, it is important to avoid the performance cliff that occurs when a slow device is assigned an important long-running task. One technique is to use small grain allocations at the beginning of the algorithm, then switch to larger grain allocations when the device characteristics are well-known.
- As a special case of the above rule, when the devices are substantially different in performance (perhaps 10X), load-balancing has only a small potential performance upside, and the overhead of scheduling the load probably eliminates the advantage. In the case where one device is far faster than everything else in the system, use only the fast device.
- The scheduler must balance small-grain-size (which increase the adaptiveness of the schedule and can efficiently use heterogeneous devices) with larger grain sizes (which reduce scheduling overhead).
 Note that the grain size must be large enough to efficiently use the GPU.

• Asynchronous Launch

OpenCL devices are designed to be scheduled asynchronously from a command-queue. The host application can enqueue multiple kernels, flush the kernels so they begin executing on the device, then use the host core for other work. The AMD OpenCL implementation uses a separate thread for each command-queue, so work can be transparently scheduled to the GPU in the background.

Avoid starving the high-performance GPU devices. This can occur if the physical CPU core, which must re-fill the device queue, is itself being used as a device. A simple approach to this problem is to dedicate a physical CPU core for scheduling chores. The device fission extension (see Section A.7, "cl_ext Extensions," page A-4) can be used to reserve a core for scheduling. For example, on a quad-core device, device fission can be used to create an OpenCL device with only three cores.

Another approach is to schedule enough work to the device so that it can tolerate latency in additional scheduling. Here, the scheduler maintains a watermark of uncompleted work that has been sent to the device, and refills the queue when it drops below the watermark. This effectively increase the grain size, but can be very effective at reducing or eliminating device starvation. Developers cannot directly query the list of commands in the OpenCL command queues; however, it is possible to pass an event to each clenqueue call that can be queried, in order to determine the execution status (in particular the command completion time); developers also can maintain their own queue of outstanding requests.

For many algorithms, this technique can be effective enough at hiding latency so that a core does not need to be reserved for scheduling. In particular, algorithms where the work-load is largely known up-front often work well with a deep queue and watermark. Algorithms in which work is dynamically created may require a dedicated thread to provide low-latency scheduling.

Data Location

Discrete GPUs use dedicated high-bandwidth memory that exists in a separate address space. Moving data between the device address space and the host requires time-consuming transfers over a relatively slow PCI-Express bus. Schedulers should be aware of this cost and, for example, attempt to schedule work that consumes the result on the same device producing it.

CPU and GPU devices share the same memory bandwidth, which results in additional interactions of kernel executions.

4.7.4 Synchronization Caveats

The OpenCL functions that enqueue work (clEnqueueNDRangeKernel) merely enqueue the requested work in the command queue; they do not cause it to begin executing. Execution begins when the user executes a synchronizing command, such as clFlush or clWaitForEvents. Enqueuing several commands before flushing can enable the host CPU to batch together the command submission, which can reduce launch overhead.

Command-queues that are configured to execute in-order are guaranteed to complete execution of each command before the next command begins. This synchronization guarantee can often be leveraged to avoid explicit clWaitForEvents() calls between command submissions. Using clWaitForEvents() requires intervention by the host CPU and additional synchronization cost between the host and the GPU; by leveraging the in-order queue property, back-to-back kernel executions can be efficiently handled directly on the GPU hardware.

AMD Southern Islands GPUs can execute multiple kernels simultaneously when there are no dependencies.

The AMD OpenCL implementation spawns a new thread to manage each command queue. Thus, the OpenCL host code is free to manage multiple devices from a single host thread. Note that clFinish is a blocking operation; the thread that calls clFinish blocks until all commands in the specified command-queue have been processed and completed. If the host thread is managing multiple devices, it is important to call clFlush for each command-queue before calling clFinish, so that the commands are flushed and execute in parallel on the devices. Otherwise, the first call to clFinish blocks, the commands on the other devices are not flushed, and the devices appear to execute serially rather than in parallel.

For low-latency CPU response, it can be more efficient to use a dedicated spin loop and not call <code>clFinish()</code> Calling <code>clFinish()</code> indicates that the application wants to wait for the GPU, putting the thread to sleep. For low latency, the application should use <code>clFlush()</code>, followed by a loop to wait for the event to complete. This is also true for blocking maps. The application should use non-blocking maps followed by a loop waiting on the event. The following provides sample code for this.

```
if (sleep)
  {
     // this puts host thread to sleep, useful if power is a consideration
        or overhead is not a concern
     clFinish(cmd_queue_);
  else
     // this keeps the host thread awake, useful if latency is a concern
     clFlush(cmd_queue_);
     error_ = clGetEventInfo(event, CL_EVENT_COMMAND_EXECUTION_STATUS,
     sizeof(cl_int), &eventStatus, NULL);
     while (eventStatus > 0)
     error_ = clGetEventInfo(event, CL_EVENT_COMMAND_EXECUTION_STATUS,
     sizeof(cl_int), &eventStatus, NULL);
               // be nice to other threads, allow scheduler to find
     Sleep(0);
                        other work if possible
     // Choose your favorite way to yield, SwitchToThread() for example,
         in place of Sleep(0)
```

4.7.5 GPU and CPU Kernels

While OpenCL provides functional portability so that the same kernel can run on any device, peak performance for each device is typically obtained by tuning the OpenCL kernel for the target device.

Code optimized for the Tahiti device (the AMD Radeon[™] HD 7970 GPU) typically runs well across other members of the Southern Islands family.

CPUs and GPUs have very different performance characteristics, and some of these impact how one writes an optimal kernel. Notable differences include:

- The Vector ALU floating point resources in a CPU (SSE/AVX) require the use of vectorized types (such as float4) to enable packed SSE code generation and extract good performance from the Vector ALU hardware. The GPU Vector ALU hardware is more flexible and can efficiently use the floating-point hardware; however, code that can use float4 often generates hi-quality code for both the CPU and the AMD GPUs.
- The AMD OpenCL CPU implementation runs work-items from the same work-group back-to-back on the same physical CPU core. For optimally coalesced memory patterns, a common access pattern for GPU-optimized algorithms is for work-items in the same wavefront to access memory

locations from the same cache line. On a GPU, these work-items execute in parallel and generate a coalesced access pattern. On a CPU, the first work-item runs to completion (or until hitting a barrier) before switching to the next. Generally, if the working set for the data used by a work-group fits in the CPU caches, this access pattern can work efficiently: the first work-item brings a line into the cache hierarchy, which the other work-items later hit. For large working-sets that exceed the capacity of the cache hierarchy, this access pattern does not work as efficiently; each work-item refetches cache lines that were already brought in by earlier work-items but were evicted from the cache hierarchy before being used. Note that AMD CPUs typically provide 512 kB to 2 MB of L2+L3 cache for each compute unit.

- CPUs do not contain any hardware resources specifically designed to
 accelerate local memory accesses. On a CPU, local memory is mapped to
 the same cacheable DRAM used for global memory, and there is no
 performance benefit from using the __local qualifier. The additional memory
 operations to write to LDS, and the associated barrier operations can reduce
 performance. One notable exception is when local memory is used to pack
 values to avoid non-coalesced memory patterns.
- CPU devices only support a small number of hardware threads, typically two
 to eight. Small numbers of active work-group sizes reduce the CPU switching
 overhead, although for larger kernels this is a second-order effect.

For a balanced solution that runs reasonably well on both devices, developers are encouraged to write the algorithm using float4 vectorization. The GPU is more sensitive to algorithm tuning; it also has higher peak performance potential. Thus, one strategy is to target optimizations to the GPU and aim for reasonable performance on the CPU. For peak performance on all devices, developers can choose to use conditional compilation for key code loops in the kernel, or in some cases even provide two separate kernels. Even with device-specific kernel optimizations, the surrounding host code for allocating memory, launching kernels, and interfacing with the rest of the program generally only needs to be written once.

Another approach is to leverage a CPU-targeted routine written in a standard high-level language, such as C++. In some cases, this code path may already exist for platforms that do not support an OpenCL device. The program uses OpenCL for GPU devices, and the standard routine for CPU devices. Load-balancing between devices can still leverage the techniques described in Section 4.7.3, "Partitioning Work for Multiple Devices," page 4-32.

4.7.6 Contexts and Devices

The AMD OpenCL program creates at least one context, and each context can contain multiple devices. Thus, developers must choose whether to place all devices in the same context or create a new context for each device. Generally, it is easier to extend a context to support additional devices rather than duplicating the context for each device: buffers are allocated at the context level (and automatically across all devices), programs are associated with the context, and kernel compilation (via clbuildProgram) can easily be done for all devices

in a context. However, with current OpenCL implementations, creating a separate context for each device provides more flexibility, especially in that buffer allocations can be targeted to occur on specific devices. Generally, placing the devices in the same context is the preferred solution.

Chapter 5 OpenCL Performance and Optimization for GCN Devices

This chapter discusses performance and optimization when programming for AMD Accelerated Parallel Processing GPU compute devices that are based on the Graphic Core Next (GCN) architecture (such as the Southern Islands devices and Kabini APUs), as well as CPUs and multiple devices. Details specific to the Evergreen and Northern Islands families of GPUs are provided in Chapter 6, "OpenCL Performance and Optimization for Evergreen and Northern Islands Devices."

5.1 Global Memory Optimization

Figure 5.1 is a block diagram of the GPU memory system. The up arrows are read paths, the down arrows are write paths. WC is the write combine cache.




Figure 5.1 Memory System

The GPU consists of multiple compute units. Each compute unit (CU) contains local (on-chip) memory, L1 cache, registers, and four SIMDs. Each SIMD consists of 16 processing element (PEs). Individual work-items execute on a single processing element; one or more work-groups execute on a single compute unit. On a GPU, hardware schedules groups of work-items, called wavefronts, onto compute units; thus, work-items within a wavefront execute in lock-step; the same instruction is executed on different data.

Each compute unit contains 64 kB local memory, 16 kB of read/write L1 cache, four vector units, and one scalar unit. The maximum local memory allocation is 32 kB per work-group. Each vector unit contains 512 scalar registers (SGPRs) for handling branching, constants, and other data constant across a wavefront. Vector units also contain 256 vector registers (VGPRs). VGPRs actually are scalar registers, but they are replicated across the whole wavefront. Vector units contain 16 processing elements (PEs). Each PE is scalar.

Since the L1 cache is 16 kB per compute unit, the total L1 cache size is 16 kB * (# of compute units). For the AMD Radeon HD 7970, this means a total of 512 kB L1 cache. L1 bandwidth can be computed as:

L1 peak bandwidth = Compute Units * (4 threads/clock) * (128 bits per thread) * (1 byte / 8 bits) * Engine Clock

For the AMD Radeon[™] HD 7970, this is ~1.9 TB/s.

The peak memory bandwidth of your device is available in Appendix D, "Device Parameters"

If two memory access requests are directed to the same controller, the hardware serializes the access. This is called a *channel conflict*. Similarly, if two memory access requests go to the same memory bank, hardware serializes the access. This is called a *bank conflict*. From a developer's point of view, there is not much difference between channel and bank conflicts. Often, a large power of two stride results in a channel conflict. The size of the power of two stride that causes a specific type of conflict depends on the chip. A stride that results in a channel conflict on a machine with eight channels might result in a bank conflict on a machine with four.

In this document, the term bank conflict is used to refer to either kind of conflict.

5.1.1 Channel Conflicts

The important concept is memory stride: the increment in memory address, measured in elements, between successive elements fetched or stored by consecutive work-items in a kernel. Many important kernels do not exclusively use simple stride one accessing patterns; instead, they feature large non-unit strides. For instance, many codes perform similar operations on each dimension of a two- or three-dimensional array. Performing computations on the low dimension can often be done with unit stride, but the strides of the computations in the other dimensions are typically large values. This can result in significantly degraded performance when the codes are ported unchanged to GPU systems. A CPU with caches presents the same problem, large power-of-two strides force data into only a few cache lines.

One solution is to rewrite the code to employ array transpositions between the kernels. This allows all computations to be done at unit stride. Ensure that the time required for the transposition is relatively small compared to the time to perform the kernel calculation.

For many kernels, the reduction in performance is sufficiently large that it is worthwhile to try to understand and solve this problem.

In GPU programming, it is best to have adjacent work-items read or write adjacent memory addresses. This is one way to avoid channel conflicts.

When the application has complete control of the access pattern and address generation, the developer must arrange the data structures to minimize bank conflicts. Accesses that differ in the lower bits can run in parallel; those that differ only in the upper bits can be serialized.

In this example:

```
for (ptr=base; ptr<max; ptr += 16KB)
    R0 = *ptr ;</pre>
```

where the lower bits are all the same, the memory requests all access the same bank on the same channel and are processed serially.

This is a low-performance pattern to be avoided. When the stride is a power of 2 (and larger than the channel interleave), the loop above only accesses one channel of memory.

The hardware byte address bits are:

31:x bank	channel	7:0 address
-----------	---------	-------------

On all AMD Radeon[™] HD 79XX-series GPUs, there are 12 channels. A crossbar distributes the load to the appropriate memory channel. Each memory channel has a read/write global L2 cache, with 64 kB per channel. The cache line size is 64 bytes.

Because 12 channels are not a part of the power of two memory and bank channel addressing, this is not straightforward for the AMD Radeon $^{\text{TM}}$ HD 79XX series. The memory channels are grouped in four quadrants, each which consisting of three channels. Bits 8, 9, and 10 of the address select a "virtual pipe." The top two bits of this pipe select the quadrant; then, the channel within the quadrant is selected using the low bit of the pipe and the row and bank address modulo three, according to the following conditional equation.

```
If (({ row, bank} %3) == 1)
    channel_within_quadrant = 1
else
    channel_within_quadrant = 2 * pipe[0]
```

Figure 5.2 illustrates the memory channel mapping.

address	0	256	512	768	1024	1280	1536	1792
0	0	2	3	5	6	8	9	11
2048	1	1	4	4	7	7	10	10
4096	0	2	3	5	6	8	9	11
6144	0	2	3	5	6	8	9	11
8192	1	1	4	4	7	7	10	10
10240	0	2	3	5	6	8	9	11
12288	0	2	3	5	6	8	9	11
14336	1	1	4	4	7	7	10	10
16384	0	2	3	5	6	8	9	11
18432	0	2	3	5	6	8	9	11
20480	1	1	4	4	7	7	10	10
22528	0	2	3	5	6	8	9	11
24576	0	2	3	5	6	8	9	11
26624	1	1	4	4	7	7	10	10
28672	0	2	3	5	6	8	9	11
30720	0	2	3	5	6	8	9	11
32768	0	2	3	5	6	8	9	11
34816	1	1	4	4	7	7	10	10
36864	0	2	3	5	6	8	9	11
38912	0	2	3	5	6	8	9	11
40960	1	1	4	4	7	7	10	10
43008	0	2	3	5	6	8	9	11
45056	0	2	3	5	6	8	9	11
47104	1	1	4	4	7	7	10	10
49152	0	2	3	5	6	8	9	11
51200	0	2	3	5	6	8	9	11
53248	1	1	4	4	7	7	10	10
55296	0	2	3	5	6	8	9	11
57344	0	2	3	5	6	8	9	11
59392	1	1	4	4	7	7	10	10
61440	0	2	3	5	6	8	9	11
63488	0	2	3	5	6	8	9	11
65536	0	2	3	5	6	8	9	11
67584	1	1	4	4	7	7	10	10
69632	0	2	3	5	6	8	9	11
71680	0	2	3	5	6	8	9	11
73728	1	1	4	4	7	7	10	10
75776	0	2	3	5	6	8	9	11
77824	0	2	3	5	6	8	9	11
79872	1	1	4	4	7	7	10	10
81920	0	2	3	5	6	8	9	11
83968	0	_	3	5	6	8	9	11
		2			7	7		
86016 88064	0	1 2	4 3	4 5	6	3	10 9	10 11

Figure 5.2 Channel Remapping/Interleaving

Note that an increase of the address by 2048 results in a 1/3 probability the same channel is hit; increasing the address by 256 results in a 1/6 probability the same channel is hit, etc.

On AMD Radeon[™] HD 78XX GPUs, the channel selection are bits 10:8 of the byte address. For the AMD Radeon[™] HD 77XX, the channel selection are bits 9:8 of the byte address. This means a linear burst switches channels every 256 bytes. Since the wavefront size is 64, channel conflicts are avoided if each workitem in a wave reads a different address from a 64-word region. All AMD Radeon[™] HD 7XXX series GPUs have the same layout: channel ends at bit 8, and the memory bank is to the left of the channel.

For AMD Radeon[™] HD 77XX and 78XX GPUs, a burst of 2 kB (# of channels * 256 bytes) cycles through all the channels.

For AMD RadeonTM HD 77XX and 78XX GPUs, when calculating an address as y^* width+x, but reading a burst on a column (incrementing y), only one memory channel of the system is used, since the width is likely a multiple of 256 words = 2048 bytes. If the width is an odd multiple of 256B, then it cycles through all channels.

If every work-item in a work-group references consecutive memory addresses and the address of work-item 0 is aligned to 256 bytes and each work-item fetches 32 bits, the entire wavefront accesses one channel. Although this seems slow, it actually is a fast pattern because it is necessary to consider the memory access over the entire device, not just a single wavefront.

One or more work-groups execute on each compute unit. On the AMD Radeon[™] HD 7000-series GPUs, work-groups are dispatched in a linear order, with x changing most rapidly. For a single dimension, this is:

DispatchOrder = get group id(0)

For two dimensions, this is:

DispatchOrder = get_group_id(0) + get_group_id(1) * get_num_groups(0)

This is row-major-ordering of the blocks in the index space. Once all compute units are in use, additional work-groups are assigned to compute units as needed. Work-groups retire in order, so active work-groups are contiguous.

At any time, each compute unit is executing an instruction from a single wavefront. In memory intensive kernels, it is likely that the instruction is a memory access. Since there are 12 channels on the AMD Radeon HD 7970 GPU, at most 12 of the compute units can issue a memory access operation in one cycle. It is most efficient if the accesses from 12 wavefronts go to different channels. One way to achieve this is for each wavefront to access consecutive groups of 256 = 64 * 4 bytes. Note, as shown in Figure 5.2, fetching 256 * 12 bytes in a row does not always cycle through all channels.

An inefficient access pattern is if each wavefront accesses all the channels. This is likely to happen if consecutive work-items access data that has a large power of two strides.

In the next example of a kernel for copying, the input and output buffers are interpreted as though they were 2D, and the work-group size is organized as 2D.

The kernel code is:

By changing the width, the data type and the work-group dimensions, we get a set of kernels out of this code.

Given a 64x1 work-group size, each work-item reads a consecutive 32-bit address. Given a 1x64 work-group size, each work-item reads a value separated by the width in a power of two bytes.

To avoid power of two strides:

- Add an extra column to the data matrix.
- Change the work-group size so that it is not a power of 2¹.
- It is best to use a width that causes a rotation through all of the memory channels, instead of using the same one repeatedly.
- Change the kernel to access the matrix with a staggered offset.

5.1.1.1 Staggered Offsets

Staggered offsets apply a coordinate transformation to the kernel so that the data is processed in a different order. Unlike adding a column, this technique does not use extra space. It is also relatively simple to add to existing code.

Figure 5.3 illustrates the transformation to staggered offsets.

^{1.} Generally, it is not a good idea to make the work-group size something other than an integer multiple of the wavefront size, but that usually is less important than avoiding channel conflicts.




Figure 5.3 Transformation to Staggered Offsets

The global ID values reflect the order that the hardware initiates work-groups. The values of get group ID are in ascending launch order.

```
global_id(0) = get_group_id(0) * get_local_size(0) + get_local_id(0)
global_id(1) = get_group_id(1) * get_local_size(1) + get_local_id(1)
```

The hardware launch order is fixed, but it is possible to change the launch order, as shown in the following example.

Assume a work-group size of k x k, where k is a power of two, and a large 2D matrix of size $2^n \times 2^m$ in row-major order. If each work-group must process a block in column-order, the launch order does not work out correctly: consecutive work-groups execute down the columns, and the columns are a large power-of-two apart; so, consecutive work-groups access the same channel.

By introducing a transformation, it is possible to stagger the work-groups to avoid channel conflicts. Since we are executing 2D work-groups, each work group is identified by four numbers.

- get_group_id(0) the x coordinate or the block within the column of the matrix.
- 2. get_group_id(1) the y coordinate or the block within the row of the matrix.
- 3. $get_global_id(0)$ the x coordinate or the column of the matrix.
- 4. get_global_id(1) the y coordinate or the row of the matrix.

To transform the code, add the following four lines to the top of the kernel.

```
get_group_id_0 = get_group_id(0);
get_group_id_1 = (get_group_id(0) + get_group_id(1)) % get_local_size(0);
get_global_id_0 = get_group_id_0 * get_local_size(0) + get_local_id(0);
get_global_id_1 = get_group_id_1 * get_local_size(1) + get_local_id(1);
```

Then, change the global IDs and group IDs to the staggered form. The result is:

5.1.1.2 Reads Of The Same Address

Under certain conditions, one unexpected case of a channel conflict is that reading from the same address is a conflict, even on the FastPath.

This does not happen on the read-only memories, such as constant buffers, textures, or shader resource view (SRV); but it is possible on the read/write UAV memory or OpenCL global memory.

From a hardware standpoint, reads from a fixed address have the same upper bits, so they collide and are serialized. To read in a single value, read the value in a single work-item, place it in local memory, and then use that location:

Avoid:

```
temp = input[3] // if input is from global space

Use:
    if (get_local_id(0) == 0) {
        local = input[3]
      }
      barrier(CLK_LOCAL_MEM_FENCE);
    temp = local
```

5.1.2 Coalesced Writes

Southern Island devices do not support coalesced writes; however, continuous addresses within work-groups provide maximum performance.

Each compute unit accesses the memory system in quarter-wavefront units. The compute unit transfers a 32-bit address and one element-sized piece of data for each work-item. This results in a total of 16 elements + 16 addresses per quarter-

wavefront. On GCN-based devices, processing quarter-wavefront requires two cycles before the data is transferred to the memory controller.

5.1.3 Hardware Variations

For a listing of the AMD GPU hardware variations, see Appendix D, "Device Parameters." This appendix includes information on the number of memory channels, compute units, and the L2 size per device.

5.2 Local Memory (LDS) Optimization

AMD Southern Islands GPUs include a Local Data Store (LDS) cache, which accelerates local memory accesses. LDS provides high-bandwidth access (more than 10X higher than global memory), efficient data transfers between work-items in a work-group, and high-performance atomic support. LDS is much faster than L1 cache access as it has twice the peak bandwidth and far lower latency. Additionally, using LDS memory can reduce global memory bandwidth usage. Local memory offers significant advantages when the data is re-used; for example, subsequent accesses can read from local memory, thus reducing global memory bandwidth. Another advantage is that local memory does not require coalescing.

To determine local memory size:

```
clGetDeviceInfo( ..., CL_DEVICE_LOCAL_MEM_SIZE, ... );
```

All AMD Southern Islands GPUs contain a 64 kB LDS for each compute unit; although only 32 kB can be allocated per work-group. The LDS contains 32-banks, each bank is four bytes wide and 256 bytes deep; the bank address is determined by bits 6:2 in the address. Appendix D, "Device Parameters" shows how many LDS banks are present on the different AMD Southern Island devices. As shown below, programmers must carefully control the bank bits to avoid bank conflicts as much as possible. Bank conflicts are determined by what addresses are accessed on each half wavefront boundary. Threads 0 through 31 are checked for conflicts as are threads 32 through 63 within a wavefront.

In a single cycle, local memory can service a request for each bank (up to 32 accesses each cycle on the AMD Radeon[™] HD 7970 GPU). For an AMD Radeon[™] HD 7970 GPU, this delivers a memory bandwidth of over 100 GB/s for each compute unit, and more than 3.5 TB/s for the whole chip. This is more than 14X the global memory bandwidth. However, accesses that map to the same bank are serialized and serviced on consecutive cycles. LDS operations do not stall; however, the compiler inserts wait operations prior to issuing operations that depend on the results. A wavefront that generated bank conflicts does not stall implicitly, but may stall explicitly in the kernel if the compiler has inserted a wait command for the outstanding memory access. The GPU reprocesses the wavefront on subsequent cycles, enabling only the lanes receiving data, until all the conflicting accesses complete. The bank with the most conflicting accesses determines the latency for the wavefront to complete the local memory operation. The worst case occurs when all 64 work-items map to the same bank, since each

access then is serviced at a rate of one per clock cycle; this case takes 64 cycles to complete the local memory access for the wavefront. A program with a large number of bank conflicts (as measured by the LDSBankConflict performance counter in the AMD APP Profiler statistics) might benefit from using the constant or image memory rather than LDS.

Thus, the key to effectively using the LDS is to control the access pattern, so that accesses generated on the same cycle map to different banks in the LDS. One notable exception is that accesses to the same address (even though they have the same bits 6:2) can be broadcast to all requestors and do not generate a bank conflict. The LDS hardware examines the requests generated over two cycles (32 work-items of execution) for bank conflicts. Ensure, as much as possible, that the memory requests generated from a quarter-wavefront avoid bank conflicts by using unique address bits 6:2. A simple sequential address pattern, where each work-item reads a float2 value from LDS, generates a conflict-free access pattern on the AMD Radeon™ HD 7XXX GPU. Note that a sequential access pattern, where each work-item reads a float4 value from LDS, uses only half the banks on each cycle on the AMD Radeon™ HD 7XXX GPU and delivers half the performance of the float access pattern.

Each stream processor can generate up to two 4-byte LDS requests per cycle. Byte and short reads consume four bytes of LDS bandwidth. Developers can use the large register file: each compute unit has 256 kB of register space available (8X the LDS size) and can provide up to twelve 4-byte values/cycle (6X the LDS bandwidth). Registers do not offer the same indexing flexibility as does the LDS, but for some algorithms this can be overcome with loop unrolling and explicit addressing.

LDS reads require one ALU operation to initiate them. Each operation can initiate two loads of up to four bytes each.

The AMD APP Profiler provides the following performance counter to help optimize local memory usage:

LDSBankConflict: The percentage of time accesses to the LDS are stalled due to bank conflicts relative to GPU Time. In the ideal case, there are no bank conflicts in the local memory access, and this number is zero.

Local memory is software-controlled "scratchpad" memory. In contrast, caches typically used on CPUs monitor the access stream and automatically capture recent accesses in a tagged cache. The scratchpad allows the kernel to explicitly load items into the memory; they exist in local memory until the kernel replaces them, or until the work-group ends. To declare a block of local memory, use the

```
__local keyword; for example:
__local float localBuffer[64]
```

These declarations can be either in the parameters to the kernel call or in the body of the kernel. The __local syntax allocates a single block of memory, which is shared across all work-items in the workgroup.

To write data into local memory, write it into an array allocated with __local. For example:

```
localBuffer[i] = 5.0;
```

A typical access pattern is for each work-item to collaboratively write to the local memory: each work-item writes a subsection, and as the work-items execute in parallel they write the entire array. Combined with proper consideration for the access pattern and bank alignment, these collaborative write approaches can lead to highly efficient memory accessing.

The following example is a simple kernel section that collaboratively writes, then reads from, local memory:

```
_kernel void localMemoryExample (_global float *In, _global float *Out) {
    local float localBuffer[64];
   uint tx = get_local_id(0);
   uint gx = get_global_id(0);
   // Initialize local memory:
   // Copy from this work-group's section of global memory to local:
   // Each work-item writes one element; together they write it all
   localBuffer[tx] = In[qx];
   // Ensure writes have completed:
   barrier(CLK_LOCAL_MEM_FENCE);
   // Toy computation to compute a partial factorial, shows re-use from local
   float f = localBuffer[tx];
   for (uint i=tx+1; i<64; i++) {
       f *= localBuffer[i];
   Out[gx] = f;
}
```

Note the host code cannot read from, or write to, local memory. Only the kernel can access local memory.

Local memory is consistent across work-items only at a work-group barrier; thus, before reading the values written collaboratively, the kernel must include a <code>barrier()</code> instruction. An important optimization is the case where the local work-group size is less than, or equal to, the wavefront size. Because the wavefront executes as an atomic unit, the explicit barrier operation is not required. The compiler automatically removes these barriers if the kernel specifies a <code>reqd_work_group_size</code> (see section 5.8 of the <code>OpenCL Specification</code>) that is less than the wavefront size. Developers are strongly encouraged to include the barriers where appropriate, and rely on the compiler to remove the barriers when possible, rather than manually removing the <code>barriers()</code>. This technique results in more portable code, including the ability to run kernels on CPU devices.

5.3 Constant Memory Optimization

Constants (data from read-only buffers shared by a wavefront) are loaded to SGPRs from memory through the L1 (and L2) cache using scalar memory read instructions. The scalar instructions can use up to two SGPR sources per cycle; vector instructions can use one SGPR source per cycle. (There are 512 SGPRs per SIMD, 4 SIMDs per CU; so a 32 CU configuration like Tahiti has 256 kB of SGPRs.)

Southern Islands hardware supports specific inline literal constants. These constants are "free" in that they do not increase code size:

```
0 integers 1.. 64 integers -1 .. -16 0.5 single or double floats -0.5 1.0 -1.0 2.0 -2.0 4.0 -4.0
```

Any other literal constant increases the code size by at least 32 bits.

The AMD implementation of OpenCL provides three levels of performance for the "constant" memory type.

1. Simple Direct-Addressing Patterns

Very high bandwidth can be attained when the compiler has available the constant address at compile time and can embed the constant address into the instruction. Each processing element can load up to 4x4-byte direct-addressed constant values each cycle. Typically, these cases are limited to simple non-array constants and function parameters. The executing kernel loads the constants into scalar registers and concurrently populates the constant cache. The constant cache is a tagged cache. Typically each 16 8k cache is shared among four compute units. If the constant data is already present in the constant cache, the load is serviced by the cache and does not require any global memory bandwidth. The constant cache size for each device is given in Appendix D, "Device Parameters"; it varies from 4k to 48k per GPU.

2. Same Index

Hardware acceleration also takes place when all work-items in a wavefront reference the same constant address. In this case, the data is loaded from memory one time, stored in the L1 cache, and then broadcast to all wavefronts. This can reduce significantly the required memory bandwidth.

3. Varying Index

More sophisticated addressing patterns, including the case where each workitem accesses different indices, are not hardware accelerated and deliver the same performance as a global memory read with the potential for cache hits.

To further improve the performance of the AMD OpenCL stack, two methods allow users to take advantage of hardware constant buffers. These are:

- Globally scoped constant arrays. These arrays are initialized, globally scoped, and in the constant address space (as specified in section 6.5.3 of the OpenCL specification). If the size of an array is below 64 kB, it is placed in hardware constant buffers; otherwise, it uses global memory. An example of this is a lookup table for math functions.
- 2. Per-pointer attribute specifying the maximum pointer size. This is specified using the max_constant_size(N) attribute. The attribute form conforms to section 6.10 of the OpenCL 1.0 specification. This attribute is restricted to top-level kernel function arguments in the constant address space. This restriction prevents a pointer of one size from being passed as an argument to a function that declares a different size. It informs the compiler that indices into the pointer remain inside this range and it is safe to allocate a constant buffer in hardware, if it fits. Using a constant pointer that goes outside of this range results in undefined behavior. All allocations are aligned on the 16-byte boundary. For example:

```
kernel void mykernel(global int* a,
constant int* b __attribute__((max_constant_size (65536)))
)
{
size_t idx = get_global_id(0);
a[idx] = b[idx & 0x3FFF];
}
```

A kernel that uses constant buffers must use $CL_DEVICE_MAX_CONSTANT_ARGS$ to query the device for the maximum number of constant buffers the kernel can support. This value might differ from the maximum number of hardware constant buffers available. In this case, if the number of hardware constant buffers is less than the $CL_DEVICE_MAX_CONSTANT_ARGS$, the compiler allocates the largest constant buffers in hardware first and allocates the rest of the constant buffers in global memory. As an optimization, if a constant pointer **A** uses n bytes of memory, where n is less than 64 kB, and constant pointer **B** uses m bytes of memory, where m is less than (64 kB -n) bytes of memory, the compiler can allocate the constant buffer pointers in a single hardware constant buffer. This optimization can be applied recursively by treating the resulting allocation as a single allocation and finding the next smallest constant pointer that fits within the space left in the constant buffer.

5.4 OpenCL Memory Resources: Capacity and Performance

Table 5.1 summarizes the hardware capacity and associated performance for the structures associated with the five OpenCL Memory Types. This information specific to the AMD Radeon[™] HD 7970 GPUs with 3 GB video memory. See Appendix D, "Device Parameters" for more details about other GPUs.

OpenCL Memory Type	Hardware Resource	Size/CU	Size/GPU	Peak Read Bandwidth/ Stream Core
Private	GPRs	256k	8192k	12 bytes/cycle
Local	LDS	64k	2048k	8 bytes/cycle
	Direct-addressed constant		48k	4 bytes/cycle
Constant	Same-indexed constant			4 bytes/cycle
	Varying-indexed constant			~0.14 bytes/cycle
	L1 Cache	16k	512k ¹	1 bytes/cycle
Images	L2 Cache		768 ² k	~0.4 bytes/cycle
	Global Memory		3G	~0.14 bytes/cycle

Table 5.1 Hardware Performance Parameters

- 1. Applies to images and buffers.
- 2. Applies to images and buffers.

The compiler tries to map private memory allocations to the pool of GPRs in the GPU. In the event GPRs are not available, private memory is mapped to the "scratch" region, which has the same performance as global memory. Section 5.6.2, "Resource Limits on Active Wavefronts," page 5-18, has more information on register allocation and identifying when the compiler uses the scratch region. GPRs provide the highest-bandwidth access of any hardware resource. In addition to reading up to 12 bytes/cycle per processing element from the register file, the hardware can access results produced in the previous cycle without consuming any register file bandwidth.

Same-indexed constants can be cached in the L1 and L2 cache. Note that "same-indexed" refers to the case where all work-items in the wavefront reference the same constant index on the same cycle. The performance shown assumes an L1 cache hit.

Varying-indexed constants, which are cached only in L2, use the same path as global memory access and are subject to the same bank and alignment constraints described in Section 5.1, "Global Memory Optimization," page 5-1.

The L1 and L2 read/write caches are constantly enabled. As of SDK 2.4, read only buffers can be cached in L1 and L2.

The L1 cache can service up to four address requests per cycle, each delivering up to 16 bytes. The bandwidth shown assumes an access size of 16 bytes; smaller access sizes/requests result in a lower peak bandwidth for the L1 cache. Using float4 with images increases the request size and can deliver higher L1 cache bandwidth.

Each memory channel on the GPU contains an L2 cache that can deliver up to 64 bytes/cycle. The AMD Radeon[™] HD 7970 GPU has 12 memory channels; thus, it can deliver up to 768 bytes/cycle; divided among 2048 stream cores, this provides up to ~0.4 bytes/cycle for each stream core.

Global Memory bandwidth is limited by external pins, not internal bus bandwidth. The AMD Radeon[™] HD 7970 GPU supports up to 264 GB/s of memory bandwidth which is an average of 0.14 bytes/cycle for each stream core.

Note that Table 5.1 shows the performance for the AMD Radeon[™] HD 7970 GPU. The "Size/Compute Unit" column and many of the bandwidths/processing element apply to all Southern Islands-class GPUs; however, the "Size/GPU" column and the bandwidths for varying-indexed constant, L2, and global memory vary across different GPU devices. The resource capacities and peak bandwidth for other AMD GPU devices can be found in Appendix D, "Device Parameters"

5.5 Using LDS or L1 Cache

There are a number of considerations when deciding between LDS and L1 cache for a given algorithm.

LDS supports read/modify/write operations, as well as atomics. It is well-suited for code that requires fast read/write, read/modify/write, or scatter operations that otherwise are directed to global memory. On current AMD hardware, L1 is part of the read path; hence, it is suited to cache-read-sensitive algorithms, such as matrix multiplication or convolution.

LDS is typically larger than L1 (for example: 64 kB vs 16 kB on Southern Islands devices). If it is not possible to obtain a high L1 cache hit rate for an algorithm, the larger LDS size can help. On the AMD Radeon[™] HD 7970 device, the theoretical LDS peak bandwidth is 3.8 TB/s, compared to L1 at 1.9 TB/sec.

The native data type for L1 is a four-vector of 32-bit words. On L1, fill and read addressing are linked. It is important that L1 is initially filled from global memory with a coalesced access pattern; once filled, random accesses come at no extra processing cost.

Currently, the native format of LDS is a 32-bit word. The theoretical LDS peak bandwidth is achieved when each thread operates on a two-vector of 32-bit words (16 threads per clock operate on 32 banks). If an algorithm requires coalesced 32-bit quantities, it maps well to LDS. The use of four-vectors or larger can lead to bank conflicts, although the compiler can mitigate some of these.

From an application point of view, filling LDS from global memory, and reading from it, are independent operations that can use independent addressing. Thus, LDS can be used to explicitly convert a scattered access pattern to a coalesced pattern for read and write to global memory. Or, by taking advantage of the LDS read broadcast feature, LDS can be filled with a coalesced pattern from global memory, followed by all threads iterating through the same LDS words simultaneously.

LDS reuses the data already pulled into cache by other wavefronts. Sharing across work-groups is not possible because OpenCL does not guarantee that LDS is in a particular state at the beginning of work-group execution. L1 content, on the other hand, is independent of work-group execution, so that successive work-groups can share the content in the L1 cache of a given Vector ALU. However, it currently is not possible to explicitly control L1 sharing across work-groups.

The use of LDS is linked to GPR usage and wavefront-per-Vector ALU count. Better sharing efficiency requires a larger work-group, so that more work-items share the same LDS. Compiling kernels for larger work-groups typically results in increased register use, so that fewer wavefronts can be scheduled simultaneously per Vector ALU. This, in turn, reduces memory latency hiding. Requesting larger amounts of LDS per work-group results in fewer wavefronts per Vector ALU, with the same effect.

LDS typically involves the use of barriers, with a potential performance impact. This is true even for read-only use cases, as LDS must be explicitly filled in from global memory (after which a barrier is required before reads can commence).

5.6 NDRange and Execution Range Optimization

Probably the most effective way to exploit the potential performance of the GPU is to provide enough threads to keep the device completely busy. The programmer specifies a three-dimensional NDRange over which to execute the kernel; bigger problems with larger NDRanges certainly help to more effectively use the machine. The programmer also controls how the global NDRange is divided into local ranges, as well as how much work is done in each work-item, and which resources (registers and local memory) are used by the kernel. All of these can play a role in how the work is balanced across the machine and how well it is used. This section introduces the concept of latency hiding, how many wavefronts are required to hide latency on AMD GPUs, how the resource usage in the kernel can impact the active wavefronts, and how to choose appropriate global and local work-group dimensions.

5.6.1 Hiding ALU and Memory Latency

The read-after-write latency for most arithmetic operations (a floating-point add, for example) is only four cycles. For most Southern Island devices, each CU can execute 64 vector ALU instructions per cycle, 16 per wavefront. Also, a wavefront can issue a scalar ALU instruction every four cycles. To achieve peak ALU power, a minimum of four wavefronts must be scheduled for each CU.

Global memory reads generate a reference to the off-chip memory and experience a latency of 300 to 600 cycles. The wavefront that generates the global memory access is made idle until the memory request completes. During this time, the compute unit can process other independent wavefronts, if they are available.

Kernel execution time also plays a role in hiding memory latency: longer chains of ALU instructions keep the functional units busy and effectively hide more latency. To better understand this concept, consider a global memory access which takes 400 cycles to execute. Assume the compute unit contains many other wavefronts, each of which performs five ALU instructions before generating another global memory reference. As discussed previously, the hardware executes each instruction in the wavefront in four cycles; thus, all five instructions occupy the ALU for 20 cycles. Note the compute unit interleaves two of these wavefronts and executes the five instructions from both wavefronts (10 total instructions) in 40 cycles. To fully hide the 400 cycles of latency, the compute unit requires (400/40) = 10 pairs of wavefronts, or 20 total wavefronts. If the wavefront contains 10 instructions rather than 5, the wavefront pair would consume 80 cycles of latency, and only 10 wavefronts would be required to hide the 400 cycles of latency.

Generally, it is not possible to predict how the compute unit schedules the available wavefronts, and thus it is not useful to try to predict exactly which ALU block executes when trying to hide latency. Instead, consider the overall ratio of ALU operations to fetch operations – this metric is reported by the AMD APP Profiler in the ALUFetchRatio counter. Each ALU operation keeps the compute unit busy for four cycles, so you can roughly divide 500 cycles of latency by (4*ALUFetchRatio) to determine how many wavefronts must be in-flight to hide that latency. Additionally, a low value for the ALUBusy performance counter can indicate that the compute unit is not providing enough wavefronts to keep the execution resources in full use. (This counter also can be low if the kernel exhausts the available DRAM bandwidth. In this case, generating more wavefronts does not improve performance; it can reduce performance by creating more contention.)

Increasing the wavefronts/compute unit does not indefinitely improve performance; once the GPU has enough wavefronts to hide latency, additional active wavefronts provide little or no performance benefit. A closely related metric to wavefronts/compute unit is "occupancy," which is defined as the ratio of active wavefronts to the maximum number of possible wavefronts supported by the hardware. Many of the important optimization targets and resource limits are expressed in wavefronts/compute units, so this section uses this metric rather than the related "occupancy" term.

5.6.2 Resource Limits on Active Wavefronts

AMD GPUs have two important global resource constraints that limit the number of in-flight wavefronts:

- Southern Islands devices support a maximum of 16 work-groups per CU if a work-group is larger than one wavefront.
- The maximum number of wavefronts that can be scheduled to a CU is 40, or 10 per Vector Unit.

These limits are largely properties of the hardware and, thus, difficult for developers to control directly. Fortunately, these are relatively generous limits.

Frequently, the register and LDS usage in the kernel determines the limit on the number of active wavefronts/compute unit, and these can be controlled by the developer.

5.6.2.1 GPU Registers

Southern Islands registers are scalar, so each is 32-bits. Each wavefront can have at most 256 registers (VGPRs). To compute the number of wavefronts per CU, take (256/# registers)*4.

For example, a kernel that uses 120 registers (120x32-bit values) can run with eight active wavefronts on each compute unit. Because of the global limits described earlier, each compute unit is limited to 40 wavefronts; thus, kernels can use up to 25 registers (25x32-bit values) without affecting the number of wavefronts/compute unit.

AMD provides the following tools to examine the number of general-purpose registers (GPRs) used by the kernel.

- The AMD APP Profiler displays the number of GPRs used by the kernel.
- Alternatively, the AMD APP Profiler generates the ISA dump (described in Section 4.3, "Analyzing Processor Kernels," page 4-9), which then can be searched for the string : NUM_GPRS.
- The AMD APP KernelAnalyzer also shows the GPR used by the kernel, across a wide variety of GPU compilation targets.

The compiler generates spill code (shuffling values to, and from, memory) if it cannot fit all the live values into registers. Spill code uses long-latency global memory and can have a large impact on performance. Spilled registers can be cached in Southern Island devices, thus reducing the impact on performance. The AMD APP Profiler reports the static number of register spills in the ScratchReg field. Generally, it is a good idea to re-write the algorithm to use fewer GPRs, or tune the work-group dimensions specified at launch time to expose more registers/kernel to the compiler, in order to reduce the scratch register usage to 0.

5.6.2.2 Specifying the Default Work-Group Size at Compile-Time

The number of registers used by a work-item is determined when the kernel is compiled. The user later specifies the size of the work-group. Ideally, the OpenCL compiler knows the size of the work-group at compile-time, so it can make optimal register allocation decisions. Without knowing the work-group size, the compiler must assume an upper-bound size to avoid allocating more registers in the work-item than the hardware actually contains.

OpenCL provides a mechanism to specify a work-group size that the compiler can use to optimize the register allocation. In particular, specifying a smaller work-group size at compile time allows the compiler to allocate more registers for each kernel, which can avoid spill code and improve performance. The kernel attribute syntax is:

__attribute__((reqd_work_group_size(X, Y, Z)))

Section 6.7.2 of the OpenCL specification explains the attribute in more detail.

5.6.2.3 Local Memory (LDS) Size

In addition to registers, shared memory can also serve to limit the active wavefronts/compute unit. Each compute unit has 64 kB of LDS, which is shared among all active work-groups. Note that the maximum allocation size is 32 kB. LDS is allocated on a per-work-group granularity, so it is possible (and useful) for multiple wavefronts to share the same local memory allocation. However, large LDS allocations eventually limits the number of workgroups that can be active. Table 5.2 provides more details about how LDS usage can impact the wavefronts/compute unit.

Table 5.2 Effect of LDS Usage on Wavefronts/CU¹

Local Memory / Work-Group	LDS-Limited Wavefronts/ Compute-Unit (Assume 4 Wavefronts/ Work-Group)	LDS-Limited Wavefronts/ Compute-Unit (Assume 3 Wavefronts/ Work-Group)	LDS-Limited Wavefronts/ Compute-Unit (Assume 2 Wavefronts/ Work-Group)	LDS-Limited Wavefronts / Compute Unit (Assume 1 Wavefront / Work-Group)
<=4K	40	40	32	16
4.0K-4.2K	40	40	30	15
4.2K-4.5K	40	40	28	14
4.5K-4.9K	40	39	26	13
4.9K-5.3K	40	36	24	12
5.3K-5.8K	40	33	22	11
5.8K-6.4K	40	30	20	10
6.4K-7.1K	36	27	18	9
7.1K-8.0K	32	24	16	8
8.0K-9.1K	28	21	14	7
9.1K-10.6K	24	18	12	6
10.6K-12.8K	20	15	10	5
12.8K-16.0K	16	12	8	4
16.0K-21.3K	12	9	6	3
21.3K-32.0K	8	6	4	2

Assumes each work-group uses four wavefronts (the maximum supported by the AMD OpenCL SDK).

AMD provides the following tools to examine the amount of LDS used by the kernel:

- The AMD APP Profiler displays the LDS usage. See the LocalMem counter.
- Alternatively, use the AMD APP Profiler to generate the ISA dump (described in Section 4.3, "Analyzing Processor Kernels," page 4-9), then search for the string SQ_LDS_ALLOC:SIZE in the ISA dump. Note that the value is shown in hexadecimal format.

5.6.3 Partitioning the Work

In OpenCL, each kernel executes on an index point that exists in a global NDRange. The partition of the NDRange can have a significant impact on performance; thus, it is recommended that the developer explicitly specify the global (#work-groups) and local (#work-items/work-group) dimensions, rather than rely on OpenCL to set these automatically (by setting local_work_size to NULL in clenqueuendrangeKernel). This section explains the guidelines for partitioning at the global, local, and work/kernel levels.

5.6.3.1 Global Work Size

OpenCL does not explicitly limit the number of work-groups that can be submitted with a clenqueueNDRangeKernel command. The hardware limits the available inflight threads, but the OpenCL SDK automatically partitions a large number of work-groups into smaller pieces that the hardware can process. For some large workloads, the amount of memory available to the GPU can be a limitation; the problem might require so much memory capacity that the GPU cannot hold it all. In these cases, the programmer must partition the workload into multiple clenqueueNDRangeKernel commands. The available device memory can be obtained by querying clDeviceInfo.

At a minimum, ensure that the workload contains at least as many work-groups as the number of compute units in the hardware. Work-groups cannot be split across multiple compute units, so if the number of work-groups is less than the available compute units, some units are idle. See Appendix D, "Device Parameters" for a table of device parameters, including the number of compute units, or use clGetDeviceInfo(...CL_DEVICE_MAX_COMPUTE_UNITS) to determine the value dynamically.

5.6.3.2 Local Work Size (#Work-Items per Work-Group)

OpenCL limits the number of work-items in each group. Call clDeviceInfo with the CL_DEVICE_MAX_WORK_GROUP_SIZE to determine the maximum number of work-groups supported by the hardware. Currently, AMD GPUs with SDK 2.1 return 256 as the maximum number of work-items per work-group. Note the number of work-items is the product of all work-group dimensions; for example, a work-group with dimensions 32x16 requires 512 work-items, which is not allowed with the current AMD OpenCL SDK.

The fundamental unit of work on AMD GPUs is called a wavefront. Each wavefront consists of 64 work-items; thus, the optimal local work size is an integer multiple of 64 (specifically 64, 128, 192, or 256) work-items per work-group.

Work-items in the same work-group can share data through LDS memory and also use high-speed local atomic operations. Thus, larger work-groups enable more work-items to efficiently share data, which can reduce the amount of slower global communication. However, larger work-groups reduce the number of global work-groups, which, for small workloads, could result in idle compute units. Generally, larger work-groups are better as long as the global range is big enough to provide 1-2 Work-Groups for each compute unit in the system; for small workloads it generally works best to reduce the work-group size in order to avoid idle compute units. Note that it is possible to make the decision dynamically, when the kernel is launched, based on the launch dimensions and the target device characteristics.

5.6.3.3 Work-Group Dimensions vs Size

The local NDRange can contain up to three dimensions, here labeled X, Y, and Z. The X dimension is returned by <code>get_local_id(0)</code>, Y is returned by <code>get_local_id(1)</code>, and Z is returned by <code>get_local_id(2)</code>. The GPU hardware schedules the kernels so that the X dimension moves fastest as the work-items are packed into wavefronts. For example, the 128 threads in a 2D work-group of dimension 32x4 (X=32 and Y=4) are packed into two wavefronts as follows (notation shown in X,Y order).

	0,0	1,0	2,0	3,0	4,0	5,0	6,0	7,0	8,0	9,0	10,0	11,0	12,0	13,0	14,0	15,0
WaveFront0	16,0	17,0	18,0	19,0	20,0	21,0	22,0	23,0	24,0	25,0	26,0	27,0	28,0	29,0	30,0	31,0
Waverronte	0,1	1,1	2,1	3,1	4,1	5,1	6,1	7,1	8,1	9,1	10,1	11,1	12,1	13,1	14,1	15,1
	16,1	17,1	18,1	19,1	20,1	21,1	22,1	23,1	24,1	25,1	26,1	27,1	28,1	29,1	30,1	31,1
	0,2	1,2	2,2	3,2	4,2	5,2	6,2	7,2	8,2	9,2	10,2	11,2	12,2	13,2	14,2	15,2
WaveFront1	16,2	17,2	18,2	19,2	20,2	21,2	22,2	23,2	24,2	25,2	26,2	27,2	28,2	29,2	30,2	31,2
Waverront	0,3	1,3	2,3	3,3	4,3	5,3	6,3	7,3	8,3	9,3	10,3	11,3	12,3	13,3	14,3	15,3
	16,3	17,3	18,3	19,3	20,3	21,3	22,3	23,3	24,3	25,3	26,3	27,3	28,3	29,3	30,3	31,3

The total number of work-items in the work-group is typically the most important parameter to consider, in particular when optimizing to hide latency by increasing wavefronts/compute unit. However, the choice of XYZ dimensions for the same overall work-group size can have the following second-order effects.

Work-items in the same quarter-wavefront execute on the same cycle in the
processing engine. Thus, global memory coalescing and local memory bank
conflicts can be impacted by dimension, particularly if the fast-moving X
dimension is small. Typically, it is best to choose an X dimension of at least
16, then optimize the memory patterns for a block of 16 work-items which
differ by 1 in the X dimension.

- Work-items in the same wavefront have the same program counter and execute the same instruction on each cycle. The packing order can be important if the kernel contains divergent branches. If possible, pack together work-items that are likely to follow the same direction when control-flow is encountered. For example, consider an image-processing kernel where each work-item processes one pixel, and the control-flow depends on the color of the pixel. It might be more likely that a square of 8x8 pixels is the same color than a 64x1 strip; thus, the 8x8 would see less divergence and higher performance.
- When in doubt, a square 16x16 work-group size is a good start.

5.6.4 Summary of NDRange Optimizations

As shown above, execution range optimization is a complex topic with many interacting variables and which frequently requires some experimentation to determine the optimal values. Some general guidelines are:

- Select the work-group size to be a multiple of 64, so that the wavefronts are fully populated.
- Schedule at least four wavefronts per compute unit.
- Latency hiding depends on both the number of wavefronts/compute unit, as well as the execution time for each kernel. Generally, 8 to 32 wavefronts/compute unit is desirable, but this can vary significantly, depending on the complexity of the kernel and the available memory bandwidth. The AMD APP Profiler and associated performance counters can help to select an optimal value.

5.7 Instruction Selection Optimizations

5.7.1 Instruction Bandwidths

Table 5.3 lists the throughput of instructions for GPUs.

Table 5.3 Instruction Throughput (Operations/Cycle for Each Stream Processor)

		Rate (Operations/Cycle) for each Stream Processor		
	Instruction	One Quarter-Double- Precision-Speed Devices	Full Double- Precision-Speed Devices	
	SPFP FMA	1/4	4	
	SPFP MAD	4	4	
	ADD	4	4	
Single Precision FP Rates	MUL	4	4	
	INV	1	1	
	RQSRT	1	1	
	LOG	1	1	
	FMA	1/4	1	
	MAD	1/4	1	
Double Precision	ADD	1/2	2	
FP Rates	MUL	1/4	1	
	INV (approx.)	1/4	1	
	RQSRT (approx.)	1/4	1	
	MAD	1	1	
Integer	ADD	4	4	
Instruction	MUL	1	1	
Rates	Bit-shift	4	4	
	Bitwise XOR	4	4	
Conversion	Float-to-Int	1	1	
Conversion	Int-to-Float	1	1	
04 874 1 4	MAD	4	4	
24-Bit Integer Inst Rates	ADD	4	4	
	MUL	4	4	

Double-precision is supported on all Southern Islands devices at varying rates. The use of single-precision calculation is encouraged, if that precision is acceptable. Single-precision data is also half the size of double-precision, which requires less chip bandwidth and is not as demanding on the cache structures.

Generally, the throughput and latency for 32-bit integer operations is the same as for single-precision floating point operations.

24-bit integer MULs and MADs have four times the throughput of 32-bit integer multiplies. 24-bit signed and unsigned integers are natively supported on the Southern Islands family of devices. The use of OpenCL built-in functions for mul24 and mad24 is encouraged. Note that mul24 can be useful for array indexing operations.

Packed 16-bit and 8-bit operations are not natively supported; however, in cases where it is known that no overflow will occur, some algorithms may be able to effectively pack 2 to 4 values into the 32-bit registers natively supported by the hardware.

The MAD instruction is an IEEE-compliant multiply followed by an IEEE-compliant add; it has the same accuracy as two separate MUL/ADD operations. No special compiler flags are required for the compiler to convert separate MUL/ADD operations to use the MAD instruction.

Table 5.3 shows the throughput for each stream processing core. To obtain the peak throughput for the whole device, multiply the number of stream cores and the engine clock (see Appendix D, "Device Parameters"). For example, according to Table 5.3, a Tahiti device can perform one double-precision ADD operations/2 cycles in each stream core. An AMD Radeon™ HD 7970 GPU has 2048 Stream Cores and an engine clock of 925 MHz, so the entire GPU has a throughput rate of (.5*2048*925 MHz) = 947 GFlops for double-precision adds.

5.7.2 AMD Media Instructions

AMD provides a set of media instructions for accelerating media processing. Notably, the sum-of-absolute differences (SAD) operation is widely used in motion estimation algorithms. For a brief listing and description of the AMD media operations, see the third bullet in Section A.8, "AMD Vendor-Specific Extensions," page A-4. For the Southern Islands family of devices, new media instructions have been added; these are available under the cl_amd_media_ops2 extensions.

5.7.3 Math Libraries

The Southern Islands environment contains new instructions for increasing the previous performance of floating point division, trigonometric range reduction, certain type conversions with double-precision values, floating-point classification, and frexp/ldexp.

OpenCL supports two types of math library operation: native_function() and function(). Native_functions are generally supported in hardware and can run substantially faster, although at somewhat lower accuracy. The accuracy for the non-native functions is specified in section 7.4 of the *OpenCL Specification*. The accuracy for the native functions is implementation-defined. Developers are encouraged to use the native functions when performance is more important than accuracy.

Compared to previous families of GPUs, the accuracy of certain native functions is increased in the Southern Islands family. We recommend retesting applications where native function accuracy was insufficient on previous GPU devices.

5.7.4 Compiler Optimizations

The OpenCL compiler currently recognizes a few patterns and transforms them into a single instruction. By following these patterns, a developer can generate highly efficient code. The currently accepted patterns are:

Bitfield extract on signed/unsigned integers.

```
(A >> B) & C ==> [u]bit_extract where
```

- B and C are compile time constants,
- A is a 8/16/32bit integer type, and
- C is a mask.
- Bitfield insert on signed/unsigned integers

```
((A & B) << C) \mid ((D & E) << F ==> ubit_insert where
```

- B and E have no conflicting bits (B^E == 0),
- B, C, E, and F are compile-time constants, and
- B and E are masks.
- The first bit set in B is greater than the number of bits in E plus the first bit set in E, or the first bit set in E is greater than the number of bits in B plus the first bit set in B.
- If B, C, E, or F are equivalent to the value 0, this optimization is also supported.

5.8 Additional Performance Guidance

This section is a collection of performance tips for GPU compute and AMD-specific optimizations.

5.8.1 Loop Unroll pragma

The compiler directive #pragma unroll <unroll-factor> can be placed immediately prior to a loop as a hint to the compiler to unroll a loop. <unroll-factor> must be a positive integer, 1 or greater. When <unroll-factor> is 1, loop unrolling is disabled. When <unroll-factor> is 2 or greater, the compiler uses this as a hint for the number of times the loop is to be unrolled.

Examples for using this loop follow.

No unrolling example:

```
#pragma unroll 1
for (int i = 0; i < n; i++) {
    ...
}</pre>
```

Partial unrolling example:

```
#pragma unroll 4
for (int i = 0; i < 128; i++) {
...
}</pre>
```

Currently, the unroll pragma requires that the loop boundaries can be determined at compile time. Both loop bounds must be known at compile time. If n is not given, it is equivalent to the number of iterations of the loop when both loop bounds are known. If the unroll-factor is not specified, and the compiler can determine the loop count, the compiler fully unrolls the loop. If the unroll-factor is not specified, and the compiler cannot determine the loop count, the compiler does no unrolling.

5.8.2 Memory Tiling

There are many possible physical memory layouts for images. AMD Accelerated Parallel Processing devices can access memory in a tiled or in a linear arrangement.

- Linear A linear layout format arranges the data linearly in memory such that element addresses are sequential. This is the layout that is familiar to CPU programmers. This format must be used for OpenCL buffers; it can be used for images.
- Tiled A tiled layout format has a pre-defined sequence of element blocks arranged in sequential memory addresses (see Figure 5.4 for a conceptual illustration). A microtile consists of ABIJ; a macrotile consists of the top-left 16 squares for which the arrows are red. Only images can use this format. Translating from user address space to the tiled arrangement is transparent to the user. Tiled memory layouts provide an optimized memory access pattern to make more efficient use of the RAM attached to the GPU compute device. This can contribute to lower latency.




Figure 5.4 One Example of a Tiled Layout Format

Memory Access Pattern -

Memory access patterns in compute kernels are usually different from those in the pixel shaders. Whereas the access pattern for pixel shaders is in a hierarchical, space-filling curve pattern and is tuned for tiled memory performance (generally for textures), the access pattern for a compute kernel is linear across each row before moving to the next row in the global id space. This has an effect on performance, since pixel shaders have implicit blocking, and compute kernels do not. If accessing a tiled image, best performance is achieved if the application tries to use workgroups with 16x16 (or 8x8) work-items.

5.8.3 General Tips

- Using dynamic pointer assignment in kernels that are executed on the GPU cause inefficient code generation.
- Many OpenCL specification compiler options that are accepted by the AMD OpenCL compiler are not implemented. The implemented options are -D, -I, w, Werror, -clsingle-precision-constant, -cl-opt-disable, and -cl-fp32-correctly-rounded-divide-sqrt.
- Avoid declaring global arrays on the kernel's stack frame as these typically cannot be allocated in registers and require expensive global memory operations.
- Use predication rather than control-flow. The predication allows the GPU to
 execute both paths of execution in parallel, which can be faster than
 attempting to minimize the work through clever control-flow. The reason for
 this is that if no memory operation exists in a ?: operator (also called a
 ternary operator), this operation is translated into a single cmov_logical
 instruction, which is executed in a single cycle. An example of this is:

```
If (A>B) {
```

```
C += D;
} else {
C -= D;
}
```

Replace this with:

```
int factor = (A>B) ? 1:-1;
C += factor*D;
```

In the first block of code, this translates into an IF/ELSE/ENDIF sequence of conditional code, each taking ~8 cycles. If divergent, this code executes in ~36 clocks; otherwise, in ~28 clocks. A branch not taken costs four cycles (one instruction slot); a branch taken adds four slots of latency to fetch instructions from the instruction cache, for a total of 16 clocks. Since the execution mask is saved, then modified, then restored for the branch, ~12 clocks are added when divergent, ~8 clocks when not.

In the second block of code, the ?: operator executes in the vector units, so no extra CF instructions are generated. Since the instructions are sequentially dependent, this block of code executes in 12 cycles, for a 1.3x speed improvement. To see this, the first cycle is the (A>B) comparison, the result of which is input to the second cycle, which is the <code>cmov_logical</code> factor, bool, 1, -1. The final cycle is a MAD instruction that: mad C, factor, D, C. If the ratio between conditional code and ALU instructions is low, this is a good pattern to remove the control flow.

Loop Unrolling

- OpenCL kernels typically are high instruction-per-clock applications.
 Thus, the overhead to evaluate control-flow and execute branch instructions can consume a significant part of resource that otherwise can be used for high-throughput compute operations.
- The AMD Accelerated Parallel Processing OpenCL compiler performs simple loop unrolling optimizations; however, for more complex loop unrolling, it may be beneficial to do this manually.
- If possible, create a reduced-size version of your data set for easier debugging and faster turn-around on performance experimentation. GPUs do not have automatic caching mechanisms and typically scale well as resources are added. In many cases, performance optimization for the reduced-size data implementation also benefits the full-size algorithm.
- When tuning an algorithm, it is often beneficial to code a simple but accurate algorithm that is retained and used for functional comparison. GPU tuning can be an iterative process, so success requires frequent experimentation, verification, and performance measurement.
- The profiling and analysis tools report statistics on a per-kernel granularity.
 To narrow the problem further, it might be useful to remove or comment-out sections of code, then re-run the timing and profiling tool.
- Avoid writing code with dynamic pointer assignment on the GPU. For example:

```
kernel void dyn_assign(global int* a, global int* b, global int* c)
{
```

This is inefficient because the GPU compiler must know the base pointer that every load comes from and in this situation, the compiler cannot determine what 'd' points to. So, both B and C are assigned to the same GPU resource, removing the ability to do certain optimizations.

- If the algorithm allows changing the work-group size, it is possible to get better performance by using larger work-groups (more work-items in each work-group) because the workgroup creation overhead is reduced. On the other hand, the OpenCL CPU runtime uses a task-stealing algorithm at the work-group level, so when the kernel execution time differs because it contains conditions and/or loops of varying number of iterations, it might be better to increase the number of work-groups. This gives the runtime more flexibility in scheduling work-groups to idle CPU cores. Experimentation might be needed to reach optimal work-group size.
- Since the AMD OpenCL runtime supports only in-order queuing, using clFinish() on a queue and queuing a blocking command gives the same result. The latter saves the overhead of another API command.

For example:

```
clEnqueueWriteBuffer(myCQ, buff, CL_FALSE, 0, buffSize, input, 0, NULL,
NULL);
clFinish(myCQ);
is equivalent, for the AMD OpenCL runtime, to:
    clEnqueueWriteBuffer(myCQ, buff, CL_TRUE, 0, buffSize, input, 0, NULL,
NULL);
```

5.8.4 Guidance for CUDA Programmers Using OpenCL

 Porting from CUDA to OpenCL is relatively straightforward. Multiple vendors have documents describing how to do this, including AMD:

http://developer.amd.com/documentation/articles/pages/OpenCL-and-the-ATI-Stream-v2.0-Beta.aspx#four

- Some specific performance recommendations which differ from other GPU architectures:
 - Use a workgroup size that is a multiple of 64. CUDA code can use a workgroup size of 32; this uses only half the available compute resources on an AMD Radeon[™] HD 7970 GPU.
 - AMD GPUs have a very high single-precision flops capability (3.788 teraflops in a single AMD Radeon[™] HD 7970 GPU). Algorithms that benefit from such throughput can deliver excellent performance on AMD Accelerated Parallel Processing hardware.

5.8.5 Guidance for CPU Programmers Using OpenCL to Program GPUs

OpenCL is the industry-standard toolchain for programming GPUs and parallel devices from many vendors. It is expected that many programmers skilled in CPU programming will program GPUs for the first time using OpenCL. This section provides some guidance for experienced programmers who are programming a GPU for the first time. It specifically highlights the key differences in optimization strategy.

- Study the local memory (LDS) optimizations. These greatly affect the GPU performance. Note the difference in the organization of local memory on the GPU as compared to the CPU cache. Local memory is shared by many work-items (64 on Tahiti). This contrasts with a CPU cache that normally is dedicated to a single work-item. GPU kernels run well when they collaboratively load the shared memory.
- GPUs have a large amount of raw compute horsepower, compared to memory bandwidth and to "control flow" bandwidth. This leads to some highlevel differences in GPU programming strategy.
 - A CPU-optimized algorithm may test branching conditions to minimize the workload. On a GPU, it is frequently faster simply to execute the workload.
 - A CPU-optimized version can use memory to store and later load precomputed values. On a GPU, it frequently is faster to recompute values rather than saving them in registers. Per-thread registers are a scarce resource on the CPU; in contrast, GPUs have many available per-thread register resources.
- Use float4 and the OpenCL built-ins for vector types (vload, vstore, etc.).
 These enable the AMD Accelerated Parallel Processing OpenCL implementation to generate efficient, packed SSE instructions when running on the CPU. Vectorization is an optimization that benefits both the AMD CPU and GPU.

5.8.6 Optimizing Kernel Code

5.8.6.1 Using Vector Data Types

The CPU contains a vector unit, which can be efficiently used if the developer is writing the code using vector data types.

For architectures before Bulldozer, the instruction set is called SSE, and the vector width is 128 bits. For Bulldozer, there the instruction set is called AVX, for which the vector width is increased to 256 bits.

Using four-wide vector types (int4, float4, etc.) is preferred, even with Bulldozer.

5.8.6.2 Local Memory

The CPU does not benefit much from local memory; sometimes it is detrimental to performance. As local memory is emulated on the CPU by using the caches,

accessing local memory and global memory are the same speed, assuming the information from the global memory is in the cache.

5.8.6.3 Using Special CPU Instructions

The Bulldozer family of CPUs supports FMA4 instructions, exchanging instructions of the form a*b+c with fma(a,b,c) or mad(a,b,c) allows for the use of the special hardware instructions for multiplying and adding.

There also is hardware support for OpenCL functions that give the new hardware implementation of rotating.

For example:

```
sum.x += tempA0.x * tempB0.x + tempA0.y * tempB1.x + tempA0.z * tempB2.x + tempA0.w * tempB3.x;
```

can be written as a composition of mad instructions which use fused multiple add (FMA):

```
sum.x += mad(tempA0.x, tempB0.x, mad(tempA0.y, tempB1.x, mad(tempA0.z, tempB2.x, tempA0.w*tempB3.x)));
```

5.8.6.4 Avoid Barriers When Possible

Using barriers in a kernel on the CPU causes a significant performance penalty compared to the same kernel without barriers. Use a barrier only if the kernel requires it for correctness, and consider changing the algorithm to reduce barriers usage.

5.8.7 Optimizing Kernels for Southern Island GPUs

5.8.7.1 Remove Conditional Assignments

A conditional of the form "if-then-else" generates branching. Use the select() function to replace these structures with conditional assignments that do not cause branching. For example:

```
if(x==1) r=0.5;
if(x==2) r=1.0;
```

becomes

```
r = select(r, 0.5, x==1);

r = select(r, 1.0, x==2);
```

Note that if the body of the if statement contains an I/O, the if statement cannot be eliminated

5.8.7.2 Bypass Short-Circuiting

A conditional expression with many terms can compile into nested conditional code due to the C-language requirement that expressions must short circuit. To prevent this, move the expression out of the control flow statement. For example:

```
if(a&&b&&c&&d){...}
```

becomes

bool cond = a&&b&&c&&d; if(cond){...}

The same applies to conditional expressions used in loop constructs (do, while, for).

5.8.7.3 Unroll Small Loops

If the loop bounds are known, and the loop is small (less than 16 or 32 instructions), unrolling the loop usually increases performance.

5.8.7.4 Avoid Nested ifs

Because the GPU is a Vector ALU architecture, there is a cost to executing an if-then-else block because both sides of the branch are evaluated, then one result is retained while the other is discarded. When if blocks are nested, the results are twice as bad; in general, if blocks are nested k levels deep, 2^k nested conditional structures are generated. In this situation, restructure the code to eliminate nesting.

5.8.7.5 Experiment With do/while/for Loops

for loops can generate more conditional code than equivalent do or while loops. Experiment with these different loop types to find the one with best performance.

5.9 Specific Guidelines for Southern Islands GPUs

The AMD Southern Islands (SI) family of products is quite different from previous generations. These are referred to as SI chips and are based on what is publicly called Graphics Core Next.

SI compute units are much different than those of previous chips. With previous generations, a compute unit (Vector ALU) was VLIW in nature, so four (Cayman GPUs) or five (all other Evergreen/Northern Islands GPUs) instructions could be packed into a single ALU instruction slot (called a bundle). It was not always easy to schedule instructions to fill all of these slots, so achieving peak ALU utilization was a challenge.

With SI GPUs, the compute units are now scalar; however, there now are four Vector ALUs per compute unit. Each Vector ALU requires at least one wavefront scheduled to it to achieve peak ALU utilization.

Along with the four Vector ALUs within a compute unit, there is also a scalar unit. The scalar unit is used to handle branching instructions, constant cache accesses, and other operations that occur per wavefront. The advantage to having a scalar unit for each compute unit is that there are no longer large penalties for branching, aside from thread divergence.

The instruction set for SI is scalar, as are GPRs. Also, the instruction set is no longer clause-based. There are two types of GPRs: scalar GPRs (SGPRs) and

vector GPRs (VGPRs). Each Vector ALU has its own SGPR and VGPR pool. There are 512 SGPRs and 256 VGPRs per Vector ALU. VGPRs handle all vector instructions (any instruction that is handled per thread, such as v_add_f32, a floating point add). SGPRs are used for scalar instructions: any instruction that is executed once per wavefront, such as a branch, a scalar ALU instruction, and constant cache fetches. (SGPRs are also used for constants, all buffer/texture definitions, and sampler definitions; some kernel arguments are stored, at least temporarily, in SGPRs.) SGPR allocation is in increments of eight, and VGPR allocation is in increments of four. These increments also represent the minimum allocation size of these resources.

Typical vector instructions execute in four cycles; typical scalar ALU instructions in one cycle. This allows each compute unit to execute one Vector ALU and one scalar ALU instruction every four clocks (each compute unit is offset by one cycle from the previous one).

All Southern Islands GPUs have double-precision support. For Tahiti (AMD Radeon™ HD 79XX series), double precision adds run at one-half the single precision add rate. Double-precision multiplies and MAD instructions run at one-quarter the floating-point rate.

The double-precision rate of Pitcairn (AMD Radeon™ HD 78XX series) and Cape Verde (AMD Radeon™ HD 77XX series) is one quarter that of Tahiti. This also affects the performance of single-precision fused multiple add (FMA).

Similar to previous generations local data share (LDS) is a shared resource within a compute unit. The maximum LDS allocation size for a work-group is still 32 kB, however each compute unit has a total of 64 kB of LDS. On SI GPUs, LDS memory has 32 banks; thus, it is important to be aware of LDS bank conflicts on half-wavefront boundaries. The allocation granularity for LDS is 256 bytes; the minimum size is 0 bytes. It is much easier to achieve high LDS bandwidth use on SI hardware.

L1 cache is still shared within a compute unit. The size has now increased to 16 kB per compute unit for all SI GPUs. The caches now are read/write, so sharing data between work-items in a work-group (for example, when LDS does not suffice) is much faster.

It is possible to schedule a maximum of 10 wavefronts per vector unit, assuming there are no limitations by other resources, such as registers or local memory; but there is a limit of 16 work-groups per compute unit if the work-groups are larger than a single wavefront. If the dispatch is larger than what can fit at once on the GPU, the GPU schedules new work-groups as others finish.

Since there are no more clauses in the SI instruction set architecture (ISA), the compiler inserts "wait" commands to indicate that the compute unit needs the results of a memory operation before proceeding. If the scalar unit determines that a wait is required (the data is not yet ready), the Vector ALU can switch to another wavefront. There are different types of wait commands, depending on the memory access.

Notes -

- Vectorization is no longer needed, nor desirable; in fact, it can affect performance because it requires a greater number of VGPRs for storage. I is recommended not to combine work-items.
- Register spilling is no greater a problem with four wavefronts per work-group than it is with one wavefront per work-group. This is because each wavefront has the same number of SGPRs and VGPRs available in either case.
- Read coalescing does not work for 64-bit data sizes. This means reads for float2, int2, and double might be slower than expected.
- Work-groups with 256 work-items can be used to ensure that each compute unit is being used. Barriers now are much faster.
- The engine is wider than previous generations; this means larger dispatches are required to keep the all the compute units busy.
- A single wavefront can take twice as long to execute compared to previous generations (assuming ALU bound). This is because GPUs with VLIW-4 could execute the four instructions in a VLIW bundle in eight clocks (typical), and SI GPUs can execute one vector instruction in four clocks (typical).
- Execution of kernel dispatches can overlap if there are no dependencies between them and if there are resources available in the GPU. This is critical when writing benchmarks it is important that the measurements are accurate and that "false dependencies" do not cause unnecessary slowdowns.

An example of false dependency is:

- a. Application creates a kernel "foo".
- b. Application creates input and output buffers.
- c. Application binds input and output buffers to kernel "foo".
- d. Application repeatedly dispatches "foo" with the same parameters.

If the output data is the same each time, then this is a false dependency because there is no reason to stall concurrent execution of dispatches. To avoid stalls, use multiple output buffers. The number of buffers required to get peak performance depends on the kernel.

Table 5.4 compares the resource limits for Northern Islands and Southern Islands GPUs.

Table 5.4 Resource Limits for Northern Islands and Southern Islands

	VLIW Width	VGPRs	SGPRs	LDS Size	LDS Max Alloc	L1\$/CU	L2\$/Channel
Northern Islands	4	256 (128-bit)	-	32 kB	32 kB	8 kB	64 kB
Southern Islands	1	256 (32-bit)	512	64 kB	32 kB	16 kB	64 kB

Table 5.5 provides a simplified picture showing the Northern Island compute unit arrangement.




Figure 5.5 Northern Islands Compute Unit Arrangement

Table 5.6 provides a simplified picture showing the Southern Island compute unit arrangement.




Figure 5.6 Southern Island Compute Unit Arrangement

Chapter 6 OpenCL Performance and Optimization for Evergreen and Northern Islands Devices

This chapter discusses performance and optimization when programming for AMD Accelerated Parallel Processing GPU compute devices that are part of the Southern Islands family, as well as CPUs and multiple devices. Details specific to the Evergreen and Northern Islands families of GPUs are provided in Chapter 5, "OpenCL Performance and Optimization for GCN Devices."

6.1 Global Memory Optimization

Figure 6.1 is a block diagram of the GPU memory system. The up arrows are read paths, the down arrows are write paths. WC is the write combine cache.

The GPU consists of multiple compute units. Each compute unit contains 32 kB local (on-chip) memory, L1 cache, registers, and 16 processing element (PE). Each processing element contains a five-way (or four-way, depending on the GPU type) VLIW processor. Individual work-items execute on a single processing element; one or more work-groups execute on a single compute unit. On a GPU, hardware schedules the work-items. On the ATI Radeon™ HD 5000 series of GPUs, hardware schedules groups of work-items, called wavefronts, onto stream cores; thus, work-items within a wavefront execute in lock-step; the same instruction is executed on different data.

The L1 cache is 8 kB per compute unit. (For the ATI Radeon[™] HD 5870 GPU, this means 160 kB for the 20 compute units.) The L1 cache bandwidth on the ATI Radeon[™] HD 5870 GPU is one terabyte per second:

L1 Bandwidth = Compute Units * Wavefront Size/Compute Unit * EngineClock

Multiple compute units share L2 caches. The L2 cache size on the ATI Radeon[™] HD 5870 GPUs is 512 kB:

L2 Cache Size = Number or channels * L2 per Channel

The bandwidth between L1 caches and the shared L2 cache is 435 GB/s:

L2 Bandwidth = Number of channels * Wavefront Size * Engine Clock




Figure 6.1 Memory System

The ATI Radeon[™] HD 5870 GPU has eight memory controllers ("Memory Channel" in Figure 6.1). The memory controllers are connected to multiple banks of memory. The memory is GDDR5, with a clock speed of 1200 MHz and a data rate of 4800 Mb/pin. Each channel is 32-bits wide, so the peak bandwidth for the ATI Radeon[™] HD 5870 GPU is:

(8 memory controllers) * (4800 Mb/pin) * (32 bits) * (1 B/8b) = 154 GB/s

The peak memory bandwidth of your device is available in Appendix D, "Device Parameters."

If two memory access requests are directed to the same controller, the hardware serializes the access. This is called a *channel conflict*. Similarly, if two memory access requests go to the same memory bank, hardware serializes the access. This is called a *bank conflict*. From a developer's point of view, there is not much difference between channel and bank conflicts. A large power of two stride results in a channel conflict; a larger power of two stride results in a bank conflict. The size of the power of two stride that causes a specific type of conflict depends

on the chip. A stride that results in a channel conflict on a machine with eight channels might result in a bank conflict on a machine with four.

In this document, the term bank conflict is used to refer to either kind of conflict.

6.1.1 Two Memory Paths

ATI Radeon[™] HD 5000 series graphics processors have two, independent memory paths between the compute units and the memory:

- FastPath performs only basic operations, such as loads and stores (data sizes must be a multiple of 32 bits). This often is faster and preferred when there are no advanced operations.
- CompletePath, supports additional advanced operations, including atomics and sub-32-bit (byte/short) data transfers.

6.1.1.1 Performance Impact of FastPath and CompletePath

There is a large difference in performance on ATI Radeon[™] HD 5000 series hardware between FastPath and CompletePath. Figure 6.2 shows two kernels (one FastPath, the other CompletePath) and the delivered DRAM bandwidth for each kernel on the ATI Radeon [™] HD 5870 GPU. Note that an atomic add forces CompletePath.




Figure 6.2 FastPath (blue) vs CompletePath (red) Using float1

The kernel code follows. Note that the atomic extension must be enabled under OpenCL 1.0.

Table 6.1 lists the effective bandwidth and ratio to maximum bandwidth.

Table 6.1 Bandwidths for 1D Copies

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D FP	96 GB/s	63%
copy 32-bit 1D CP	18 GB/s	12%

The difference in performance between FastPath and CompletePath is significant. If your kernel uses CompletePath, consider if there is another way to approach the problem that uses FastPath. OpenCL read-only images always use FastPath.

6.1.1.2 Determining The Used Path

Since the path selection is done automatically by the OpenCL compiler, your kernel may be assigned to CompletePath. This section explains the strategy the compiler uses, and how to find out what path was used.

The compiler is conservative when it selects memory paths. The compiler often maps all user data into a single unordered access view (UAV), 1 so a single atomic operation (even one that is not executed) may force all loads and stores to use CompletePath.

The effective bandwidth listing above shows two OpenCL kernels and the associated performance. The first kernel uses the FastPath while the second uses the CompletePath. The second kernel is forced to CompletePath because in CopyComplete, the compiler noticed the use of an atomic.

There are two ways to find out which path is used. The first method uses the AMD APP Profiler, which provides the following three performance counters for this purpose:

UAVs allow compute shaders to store results in (or write results to) a buffer at any arbitrary location.
 On DX11 hardware, UAVs can be created from buffers and textures. On DX10 hardware, UAVs cannot be created from typed resources (textures). This is the same as a random access target (RAT).

- 1. FastPath counter: The total bytes written through the FastPath (no atomics, 32-bit types only).
- 2. CompletePath counter: The total bytes read and written through the CompletePath (supports atomics and non-32-bit types).
- PathUtilization counter: The percentage of bytes read and written through the FastPath or CompletePath compared to the total number of bytes transferred over the bus.

The second method is static and lets you determine the path by looking at a machine-level ISA listing (using the AMD APP KernelAnalyzer in OpenCL).

```
MEM_RAT_CACHELESS -> FastPath
MEM_RAT -> CompPath
MEM_RAT_NOP_RTN -> Comp_load
```

FastPath operations appear in the listing as:

```
TEX: ...
... VFETCH ...
... MEM_RAT_CACHELESS_STORE_RAW: ...
```

The vfetch Instruction is a load type that in graphics terms is called a vertex fetch (the group control TEX indicates that the load uses the L1 cache.)

The instruction MEM_RAT_CACHELESS indicates that FastPath operations are used.

Loads in CompletePath are a split-phase operation. In the first phase, hardware copies the old value of a memory location into a special buffer. This is done by performing atomic operations on the memory location. After the value has reached the buffer, a normal load is used to read the value. Note that RAT stands for random access target, which is the same as an unordered access view (UAV); it allows, on DX11 hardware, writes to, and reads from, any arbitrary location in a buffer.

The listing shows:

```
.. MEM_RAT_NOP_RTN_ACK: RAT(1)
.. WAIT_ACK: Outstanding_acks <= 0
.. TEX: ADDR(64) CNT(1)
.. VFETCH ...</pre>
```

The instruction sequence means the following:

MEM_RAT	Read into a buffer using CompletePath, do no operation on the
	memory location, and send an ACK when done.

WAIT_ACK Suspend execution of the wavefront until the ACK is received. If there is other work pending this might be free, but if there is no other work to be done this could take 100's of cycles.

TEX Use the L1 cache for the next instruction.

VFETCH Do a load instruction to (finally) get the value.

Stores appear as:

```
.. MEM_RAT_STORE_RAW: RAT(1)
```

The instruction MEM_RAT_STORE is the store along the CompletePath.

MEM_RAT means CompletePath; MEM_RAT_CACHELESS means FastPath.

6.1.2 Channel Conflicts

The important concept is memory stride: the increment in memory address, measured in elements, between successive elements fetched or stored by consecutive work-items in a kernel. Many important kernels do not exclusively use simple stride one accessing patterns; instead, they feature large non-unit strides. For instance, many codes perform similar operations on each dimension of a two- or three-dimensional array. Performing computations on the low dimension can often be done with unit stride, but the strides of the computations in the other dimensions are typically large values. This can result in significantly degraded performance when the codes are ported unchanged to GPU systems. A CPU with caches presents the same problem, large power-of-two strides force data into only a few cache lines.

One solution is to rewrite the code to employ array transpositions between the kernels. This allows all computations to be done at unit stride. Ensure that the time required for the transposition is relatively small compared to the time to perform the kernel calculation.

For many kernels, the reduction in performance is sufficiently large that it is worthwhile to try to understand and solve this problem.

In GPU programming, it is best to have adjacent work-items read or write adjacent memory addresses. This is one way to avoid channel conflicts.

When the application has complete control of the access pattern and address generation, the developer must arrange the data structures to minimize bank conflicts. Accesses that differ in the lower bits can run in parallel; those that differ only in the upper bits can be serialized.

In this example:

```
for (ptr=base; ptr<max; ptr += 16KB)
   R0 = *ptr ;</pre>
```

where the lower bits are all the same, the memory requests all access the same bank on the same channel and are processed serially.

This is a low-performance pattern to be avoided. When the stride is a power of 2 (and larger than the channel interleave), the loop above only accesses one channel of memory.

The hardware byte address bits are:

31:x	bank	channel	7:0 address
------	------	---------	-------------

- On all ATI Radeon[™] HD 5000-series GPUs, the lower eight bits select an element within a channel.
- The next set of bits select the channel. The number of channel bits varies, since the number of channels is not the same on all parts. With eight channels, three bits are used to select the channel; with two channels, a single bit is used.
- The next set of bits selects the memory bank. The number of bits used depends on the number of memory banks.
- The remaining bits are the rest of the address.

On the ATI Radeon[™] HD 5870 GPU, the channel selection are bits 10:8 of the byte address. This means a linear burst switches channels every 256 bytes. Since the wavefront size is 64, channel conflicts are avoided if each work-item in a wave reads a different address from a 64-word region. All ATI Radeon HD 5000 series GPUs have the same layout: channel ends at bit 8, and the memory bank is to the left of the channel.

A burst of 2 kB (8 * 256 bytes) cycles through all the channels.

When calculating an address as y^* width+x, but reading a burst on a column (incrementing y), only one memory channel of the system is used, since the width is likely a multiple of 256 words = 2048 bytes. If the width is an odd multiple of 256B, then it cycles through all channels.

Similarly, the bank selection bits on the ATI Radeon[™] HD 5870 GPU are bits 14:11, so the bank switches every 2 kB. A linear burst of 32 kB cycles through all banks and channels of the system. If accessing a 2D surface along a column, with a y*width+x calculation, and the width is some multiple of 2 kB dwords (32 kB), then only 1 bank and 1 channel are accessed of the 16 banks and 8 channels available on this GPU.

All ATI Radeon[™] HD 5000-series GPUs have an interleave of 256 bytes (64 dwords).

If every work-item in a work-group references consecutive memory addresses and the address of work-item 0 is aligned to 256 bytes and each work-item fetches 32 bits, the entire wavefront accesses one channel. Although this seems slow, it actually is a fast pattern because it is necessary to consider the memory access over the entire device, not just a single wavefront.

One or more work-groups execute on each compute unit. On the ATI Radeon HD 5000-series GPUs, work-groups are dispatched in a linear order, with x changing most rapidly. For a single dimension, this is:

DispatchOrder = get_group_id(0)

For two dimensions, this is:

```
DispatchOrder = get_group_id(0) + get_group_id(1) * get_num_groups(0)
```

This is row-major-ordering of the blocks in the index space. Once all compute units are in use, additional work-groups are assigned to compute units as needed. Work-groups retire in order, so active work-groups are contiguous.

At any time, each compute unit is executing an instruction from a single wavefront. In memory intensive kernels, it is likely that the instruction is a memory access. Since there are eight channels on the ATI Radeon HD 5870 GPU, at most eight of the compute units can issue a memory access operation in one cycle. It is most efficient if the accesses from eight wavefronts go to different channels. One way to achieve this is for each wavefront to access consecutive groups of 256 = 64 * 4 bytes.

An inefficient access pattern is if each wavefront accesses all the channels. This is likely to happen if consecutive work-items access data that has a large power of two strides.

In the next example of a kernel for copying, the input and output buffers are interpreted as though they were 2D, and the work-group size is organized as 2D.

The kernel code is:

By changing the width, the data type and the work-group dimensions, we get a set of kernels out of this code.

Given a 64x1 work-group size, each work-item reads a consecutive 32-bit address. Given a 1x64 work-group size, each work-item reads a value separated by the width in a power of two bytes.

Table 6.2 shows how much the launch dimension can affect performance. It lists each kernel's effective bandwidth and ratio to maximum bandwidth.

Table 6.2 Bandwidths for Different Launch Dimensions

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D FP	96 GB/s	63%

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D CP	18 GB/s	12%
copy 32-bit 2D	.3 - 93 GB/s	0 - 60%
copy 128-bit 2D	7 - 122 GB/s	5 - 80%

To avoid power of two strides:

- Add an extra column to the data matrix.
- Change the work-group size so that it is not a power of 2¹.
- It is best to use a width that causes a rotation through all of the memory channels, instead of using the same one repeatedly.
- Change the kernel to access the matrix with a staggered offset.

6.1.2.1 Staggered Offsets

Staggered offsets apply a coordinate transformation to the kernel so that the data is processed in a different order. Unlike adding a column, this technique does not use extra space. It is also relatively simple to add to existing code.

Figure 6.3 illustrates the transformation to staggered offsets.




Figure 6.3 Transformation to Staggered Offsets

^{1.} Generally, it is not a good idea to make the work-group size something other than an integer multiple of the wavefront size, but that usually is less important than avoiding channel conflicts.

The global ID values reflect the order that the hardware initiates work-groups. The values of get group ID are in ascending launch order.

```
global_id(0) = get_group_id(0) * get_local_size(0) + get_local_id(0)
global_id(1) = get_group_id(1) * get_local_size(1) + get_local_id(1)
```

The hardware launch order is fixed, but it is possible to change the launch order, as shown in the following example.

Assume a work-group size of $k \times k$, where k is a power of two, and a large 2D matrix of size $2^n \times 2^m$ in row-major order. If each work-group must process a block in column-order, the launch order does not work out correctly: consecutive work-groups execute down the columns, and the columns are a large power-of-two apart; so, consecutive work-groups access the same channel.

By introducing a transformation, it is possible to stagger the work-groups to avoid channel conflicts. Since we are executing 2D work-groups, each work group is identified by four numbers.

- get_group_id(0) the x coordinate or the block within the column of the matrix.
- 2. get_group_id(1) the y coordinate or the block within the row of the matrix.
- 3. get_global_id(0) the x coordinate or the column of the matrix.
- 4. get_global_id(1) the y coordinate or the row of the matrix.

To transform the code, add the following four lines to the top of the kernel.

```
get_group_id_0 = get_group_id(0);
get_group_id_1 = (get_group_id(0) + get_group_id(1)) % get_local_size(0);
get_global_id_0 = get_group_id_0 * get_local_size(0) + get_local_id(0);
get_global_id_1 = get_group_id_1 * get_local_size(1) + get_local_id(1);
```

Then, change the global IDs and group IDs to the staggered form. The result is:

6.1.2.2 Reads Of The Same Address

Under certain conditions, one unexpected case of a channel conflict is that reading from the same address is a conflict, even on the FastPath.

This does not happen on the read-only memories, such as constant buffers, textures, or shader resource view (SRV); but it is possible on the read/write UAV memory or OpenCL global memory.

From a hardware standpoint, reads from a fixed address have the same upper bits, so they collide and are serialized. To read in a single value, read the value in a single work-item, place it in local memory, and then use that location:

Avoid:

```
temp = input[3] // if input is from global space

Use:
    if (get_local_id(0) == 0) {
        local = input[3]
      }
      barrier(CLK_LOCAL_MEM_FENCE);
    temp = local
```

6.1.3 Float4 Or Float1

The internal memory paths on ATI Radeon[™] HD 5000-series devices support 128-bit transfers. This allows for greater bandwidth when transferring data in float4 format. In certain cases (when the data size is a multiple of four), float4 operations are faster.

The performance of these kernels can be seen in Figure 6.4. Change to float4 after eliminating the conflicts.




Figure 6.4 Two Kernels: One Using float4 (blue), the Other float1 (red)

The following code example has two kernels, both of which can do a simple copy, but Copy4 uses float4 data types.

Copying data as float4 gives the best result: 84% of absolute peak. It also speeds up the 2D versions of the copy (see Table 6.3).

Table 6.3 Bandwidths Including float1 and float4

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D FP	96 GB/s	63%
copy 32-bit 1D CP	18 GB/s	12%
copy 32-bit 2D	.3 - 93 GB/s	0 - 61%
copy 128-bit 2D	7 - 122 GB/s	5 - 80%
copy4 float4 1D FP	127 GB/s	83%

6.1.4 Coalesced Writes

On some other vendor devices, it is important to reorder your data to use coalesced writes. The ATI Radeon[™] HD 5000-series devices also support coalesced writes, but this optimization is less important than other considerations, such as avoiding bank conflicts.

In non-coalesced writes, each compute unit accesses the memory system in quarter-wavefront units. The compute unit transfers a 32-bit address and one element-sized piece of data for each work-item. This results in a total of 16 elements + 16 addresses per quarter-wavefront. On ATI Radeon HD 5000-series devices, processing quarter-wavefront requires two cycles before the data is transferred to the memory controller.

In coalesced writes, the compute unit transfers one 32-bit address and 16 element-sized pieces of data for each quarter-wavefront, for a total of 16 elements +1 address per quarter-wavefront. For coalesced writes, processing quarter-wavefront takes one cycle instead of two. While this is twice as fast, the times are small compared to the rate the memory controller can handle the data. See Figure 6.5.

On ATI Radeon[™] HD 5000-series devices, the coalescing is only done on the FastPath because it supports only 32-bit access.

Chapter 6: OpenCL Performance and Optimization for Evergreen and Northern Islands

If a work-item does not write, coalesce detection ignores it.

The first kernel Copy1 maximizes coalesced writes: work-item k writes to address k. The second kernel writes a shifted pattern: In each quarter-wavefront of 16 work-items, work-item k writes to address k-1, except the first work-item in each quarter-wavefront writes to address k+16. There is not enough order here to coalesce on some other vendor machines. Finally, the third kernel has work-item k write to address k when k is even, and write address 63-k when k is odd. This pattern never coalesces.




Figure 6.5 Effect of Varying Degrees of Coalescing - Coal (blue), NoCoal (red), Split (green)

Write coalescing can be an important factor for AMD GPUs.

The following are sample kernels with different coalescing patterns.

```
// best access pattern
_kernel void
Copy1(_global const float * input, __global float * output)
{
  uint gid = get_global_id(0);
  output[gid] = input[gid];
  return;
}
_kernel void NoCoal (_global const float * input,
  __global float * output)
// (shift by 16)
{
```

Table 6.4 lists the effective bandwidth and ratio to maximum bandwidth for each kernel type.

Table 6.4 Bandwidths Including Coalesced Writes

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D FP	96 GB/s	63%
copy 32-bit 1D CP	18 GB/s	12%
copy 32-bit 2D	.3 - 93 GB/s	0 - 61%
copy 128-bit 2D	7 - 122 GB/s	5 - 80%
copy4 float4 1D FP	127 GB/s	83%
Coal 32-bit	97	63%
NoCoal 32-bit	93 GB/s	61%
Split 32-bit	90 GB/s	59%

There is not much performance difference, although the coalesced version is slightly faster.

6.1.5 Alignment

The program in Figure 6.6 shows how the performance of a simple, unaligned access (float1) of this kernel varies as the size of offset varies. Each transfer was large (16 MB). The performance gain by adjusting alignment is small, so generally this is not an important consideration on AMD GPUs.




Figure 6.6 Unaligned Access Using float1

Table 6.5 lists the effective bandwidth and ratio to maximum bandwidth for each kernel type.

Table 6.5 Bandwidths Including Unaligned Access

Kernel	Effective Bandwidth	Ratio to Peak Bandwidth
copy 32-bit 1D FP	96 GB/s	63%
copy 32-bit 1D CP	18 GB/s	12%
copy 32-bit 2D	.3 - 93 GB/s	0 - 61%
copy 128-bit 2D	7 - 122 GB/s	5 - 80%
copy4 float4 1D FP	127 GB/s	83%
Coal	97	63%
NoCoal 32-bit	90 GB/s	59%
Split 32-bit	90 GB/s	59%
CopyAdd 32-bit	92 GB/s	60%

6.1.6 Summary of Copy Performance

The performance of a copy can vary greatly, depending on how the code is written. The measured bandwidth for these copies varies from a low of 0.3 GB/s, to a high of 127 GB/s.

The recommended order of steps to improve performance is:

- Examine the code to ensure you are using FastPath, not CompletePath, everywhere possible. Check carefully to see if you are minimizing the number of kernels that use CompletePath operations. You might be able to use textures, image-objects, or constant buffers to help.
- 2. Examine the data-set sizes and launch dimensions to see if you can eliminate bank conflicts.
- 3. Try to use float4 instead of float1.
- Try to change the access pattern to allow write coalescing. This is important
 on some hardware platforms, but only of limited importance for AMD GPU
 devices.
- 5. Finally, look at changing the access pattern to allow data alignment.

6.1.7 Hardware Variations

For a listing of the AMD GPU hardware variations, see Appendix D, "Device Parameters." This appendix includes information on the number of memory channels, compute units, and the L2 size per device.

6.2 Local Memory (LDS) Optimization

AMD Evergreen GPUs include a Local Data Store (LDS) cache, which accelerates local memory accesses. LDS is not supported in OpenCL on AMD R700-family GPUs. LDS provides high-bandwidth access (more than 10X higher than global memory), efficient data transfers between work-items in a work-group, and high-performance atomic support. Local memory offers significant advantages when the data is re-used; for example, subsequent accesses can read from local memory, thus reducing global memory bandwidth. Another advantage is that local memory does not require coalescing.

To determine local memory size:

```
clGetDeviceInfo( ..., CL_DEVICE_LOCAL_MEM_SIZE, ... );
```

All AMD Evergreen GPUs contain a 32K LDS for each compute unit. On highend GPUs, the LDS contains 32-banks, each bank is four bytes wide and 256 bytes deep; the bank address is determined by bits 6:2 in the address. On lowerend GPUs, the LDS contains 16 banks, each bank is still 4 bytes in size, and the bank used is determined by bits 5:2 in the address. Appendix D, "Device Parameters," shows how many LDS banks are present on the different AMD Evergreen products. As shown below, programmers should carefully control the bank bits to avoid bank conflicts as much as possible.

In a single cycle, local memory can service a request for each bank (up to 32 accesses each cycle on the ATI Radeon™ HD 5870 GPU). For an ATI Radeon™ HD 5870 GPU, this delivers a memory bandwidth of over 100 GB/s for each compute unit, and more than 2 TB/s for the whole chip. This is more than 14X the global memory bandwidth. However, accesses that map to the same bank are serialized and serviced on consecutive cycles. A wavefront that generates bank conflicts stalls on the compute unit until all LDS accesses have completed. The GPU reprocesses the wavefront on subsequent cycles, enabling only the lanes receiving data, until all the conflicting accesses complete. The bank with the most conflicting accesses determines the latency for the wavefront to complete the local memory operation. The worst case occurs when all 64 workitems map to the same bank, since each access then is serviced at a rate of one per clock cycle; this case takes 64 cycles to complete the local memory access for the wavefront. A program with a large number of bank conflicts (as measured by the LDSBankConflict performance counter) might benefit from using the constant or image memory rather than LDS.

Thus, the key to effectively using the local cache memory is to control the access pattern so that accesses generated on the same cycle map to different banks in the local memory. One notable exception is that accesses to the same address (even though they have the same bits 6:2) can be broadcast to all requestors and do not generate a bank conflict. The LDS hardware examines the requests generated over two cycles (32 work-items of execution) for bank conflicts. Ensure, as much as possible, that the memory requests generated from a quarter-wavefront avoid bank conflicts by using unique address bits 6:2. A simple sequential address pattern, where each work-item reads a float2 value from LDS, generates a conflict-free access pattern on the ATI Radeon™ HD 5870 GPU. Note that a sequential access pattern, where each work-item reads a float4 value from LDS, uses only half the banks on each cycle on the ATI Radeon™ HD 5870 GPU and delivers half the performance of the float access pattern.

Each stream processor can generate up to two 4-byte LDS requests per cycle. Byte and short reads consume four bytes of LDS bandwidth. Since each stream processor can execute five operations (or four, depending on the GPU type) in the VLIW each cycle (typically requiring 10-15 input operands), two local memory requests might not provide enough bandwidth to service the entire instruction. Developers can use the large register file: each compute unit has 256 kB of register space available (8X the LDS size) and can provide up to twelve 4-byte values/cycle (6X the LDS bandwidth). Registers do not offer the same indexing flexibility as does the LDS, but for some algorithms this can be overcome with loop unrolling and explicit addressing.

LDS reads require one ALU operation to initiate them. Each operation can initiate two loads of up to four bytes each.

The AMD APP Profiler provides the following performance counter to help optimize local memory usage:

LDSBankConflict: The percentage of time accesses to the LDS are stalled due to bank conflicts relative to GPU Time. In the ideal case, there are no bank conflicts in the local memory access, and this number is zero.

Local memory is software-controlled "scratchpad" memory. In contrast, caches typically used on CPUs monitor the access stream and automatically capture recent accesses in a tagged cache. The scratchpad allows the kernel to explicitly load items into the memory; they exist in local memory until the kernel replaces them, or until the work-group ends. To declare a block of local memory, use the local keyword; for example:

```
__local float localBuffer[64]
```

These declarations can be either in the parameters to the kernel call or in the body of the kernel. The __local syntax allocates a single block of memory, which is shared across all work-items in the workgroup.

To write data into local memory, write it into an array allocated with __local. For example:

```
localBuffer[i] = 5.0;
```

A typical access pattern is for each work-item to collaboratively write to the local memory: each work-item writes a subsection, and as the work-items execute in parallel they write the entire array. Combined with proper consideration for the access pattern and bank alignment, these collaborative write approaches can lead to highly efficient memory accessing. Local memory is consistent across work-items only at a work-group barrier; thus, before reading the values written collaboratively, the kernel must include a barrier() instruction.

The following example is a simple kernel section that collaboratively writes, then reads from, local memory:

```
_kernel void localMemoryExample (__global float *In, __global float *Out) {
   __local float localBuffer[64];
   uint tx = get_local_id(0);
   uint gx = get_global_id(0);
   // Initialize local memory:
   // Copy from this work-group's section of global memory to local:
   // Each work-item writes one element; together they write it all
   localBuffer[tx] = In[qx];
   // Ensure writes have completed:
   barrier(CLK_LOCAL_MEM_FENCE);
   // Toy computation to compute a partial factorial, shows re-use from local
   float f = localBuffer[tx];
   for (uint i=tx+1; i<64; i++) {
           f *= localBuffer[i];
   Out[gx] = f;
}
```

Note the host code cannot read from, or write to, local memory. Only the kernel can access local memory.

Local memory is consistent across work-items only at a work-group barrier; thus, before reading the values written collaboratively, the kernel must include a barrier() instruction. An important optimization is the case where the local work-group size is less than, or equal to, the wavefront size. Because the wavefront executes as an atomic unit, the explicit barrier operation is not required. The compiler automatically removes these barriers if the kernel specifies a regd_work_group_size

(see section 5.8 of the *OpenCL Specification*) that is less than the wavefront size. Developers are strongly encouraged to include the barriers where appropriate, and rely on the compiler to remove the barriers when possible, rather than manually removing the <code>barriers()</code>. This technique results in more portable code, including the ability to run kernels on CPU devices.

6.3 Constant Memory Optimization

The AMD implementation of OpenCL provides three levels of performance for the "constant" memory type.

1. Simple Direct-Addressing Patterns

Very high bandwidth can be attained when the compiler has available the constant address at compile time and can embed the constant address into the instruction. Each processing element can load up to 4x4-byte direct-addressed constant values each cycle. Typically, these cases are limited to simple non-array constants and function parameters. The GPU loads the constants into a hardware cache at the beginning of the clause that uses the constants. The cache is a tagged cache, typically each 8k blocks is shared among four compute units. If the constant data is already present in the constant cache, the load is serviced by the cache and does not require any global memory bandwidth. The constant cache size for each device is given in Appendix D, "Device Parameters"; it varies from 4k to 48k per GPU.

2. Same Index

Hardware acceleration also takes place when all work-items in a wavefront reference the same constant address. In this case, the data is loaded from memory one time, stored in the L1 cache, and then broadcast to all wavefronts. This can reduce significantly the required memory bandwidth.

3. Varying Index

More sophisticated addressing patterns, including the case where each workitem accesses different indices, are not hardware accelerated and deliver the same performance as a global memory read with the potential for cache hits.

To further improve the performance of the AMD OpenCL stack, two methods allow users to take advantage of hardware constant buffers. These are:

- Globally scoped constant arrays. These arrays are initialized, globally scoped, and in the constant address space (as specified in section 6.5.3 of the OpenCL specification). If the size of an array is below 64 kB, it is placed in hardware constant buffers; otherwise, it uses global memory. An example of this is a lookup table for math functions.
- 2. Per-pointer attribute specifying the maximum pointer size. This is specified using the max_constant_size(N) attribute. The attribute form conforms to section 6.10 of the OpenCL 1.0 specification. This attribute is restricted to top-level kernel function arguments in the constant address space. This restriction prevents a pointer of one size from being passed as an argument to a function that declares a different size. It informs the compiler that indices into the pointer remain inside this range and it is safe to allocate a constant buffer in hardware, if it fits. Using a constant pointer that goes outside of this range results in undefined behavior. All allocations are aligned on the 16-byte boundary. For example:

```
kernel void mykernel(global int* a,
constant int* b __attribute__((max_constant_size (65536)))
)
{
size_t idx = get_global_id(0);
a[idx] = b[idx & 0x3FFF];
}
```

A kernel that uses constant buffers must use CL_DEVICE_MAX_CONSTANT_ARGS to query the device for the maximum number of constant buffers the kernel can support. This value might differ from the maximum number of hardware constant buffers available. In this case, if the number of hardware constant buffers is less than the CL_DEVICE_MAX_CONSTANT_ARGS, the compiler allocates the largest constant buffers in hardware first and allocates the rest of the constant buffers in global memory. As an optimization, if a constant pointer $\bf A$ uses $\bf n$ bytes of memory, where $\bf n$ is less than 64 kB, and constant pointer $\bf B$ uses $\bf m$ bytes of memory, where $\bf m$ is less than (64 kB $-\bf n$) bytes of memory, the compiler can allocate the constant buffer pointers in a single hardware constant buffer. This optimization can be applied recursively by treating the resulting allocation as a single allocation and finding the next smallest constant pointer that fits within the space left in the constant buffer.

6.4 OpenCL Memory Resources: Capacity and Performance

Table 6.6 summarizes the hardware capacity and associated performance for the structures associated with the five OpenCL Memory Types. This information specific to the ATI Radeon[™] HD5870 GPUs with 1 GB video memory. See Appendix D, "Device Parameters" for more details about other GPUs.

Table 6.6 Hardware Performance Parameters

OpenCL Memory Type	Hardware Resource	Size/CU	Size/GPU	Peak Read Bandwidth/ Stream Core
Private	GPRs	256k	5120k	48 bytes/cycle
Local	LDS	32k	640k	8 bytes/cycle
	Direct-addressed constant		48k	16 bytes/cycle
Constant	Same-indexed constant			4 bytes/cycle
	Varying-indexed constant			~0.6 bytes/cycle
Images	L1 Cache	8k	160k	4 bytes/cycle
iiiayes	L2 Cache		512k	~1.6 bytes/cycle
Global	Global Memory		1G	~0.6 bytes/cycle

The compiler tries to map private memory allocations to the pool of GPRs in the GPU. In the event GPRs are not available, private memory is mapped to the "scratch" region, which has the same performance as global memory. Section 6.6.2, "Resource Limits on Active Wavefronts," page 6-24, has more information on register allocation and identifying when the compiler uses the scratch region. GPRs provide the highest-bandwidth access of any hardware resource. In addition to reading up to 48 bytes/cycle from the register file, the hardware can access results produced in the previous cycle (through the Previous Vector/Previous Scalar register) without consuming any register file bandwidth. GPRs have some restrictions about which register ports can be read on each cycle; but generally, these are not exposed to the OpenCL programmer.

Same-indexed constants can be cached in the L1 and L2 cache. Note that "same-indexed" refers to the case where all work-items in the wavefront reference the same constant index on the same cycle. The performance shown assumes an L1 cache hit.

Varying-indexed constants use the same path as global memory access and are subject to the same bank and alignment constraints described in Section 6.1, "Global Memory Optimization," page 6-1.

The L1 and L2 caches are currently only enabled for images and same-indexed constants. As of SDK 2.4, read only buffers can be cached in L1 and L2. To enable this, the developer must indicate to the compiler that the buffer is read only and does not alias with other buffers. For example, use:

kernel void mykernel(<u>global</u> int const * restrict mypointerName)

The const indicates to the compiler that mypointerName is read only from the kernel, and the restrict attribute indicates to the compiler that no other pointer aliases with mypointerName.

The L1 cache can service up to four address request per cycle, each delivering up to 16 bytes. The bandwidth shown assumes an access size of 16 bytes; smaller access sizes/requests result in a lower peak bandwidth for the L1 cache. Using float4 with images increases the request size and can deliver higher L1 cache bandwidth.

Each memory channel on the GPU contains an L2 cache that can deliver up to 64 bytes/cycle. The ATI Radeon[™] HD 5870 GPU has eight memory channels; thus, it can deliver up to 512bytes/cycle; divided among 320 stream cores, this provides up to ~1.6 bytes/cycle for each stream core.

Global Memory bandwidth is limited by external pins, not internal bus bandwidth. The ATI Radeon[™] HD 5870 GPU supports up to 153 GB/s of memory bandwidth which is an average of 0.6 bytes/cycle for each stream core.

Note that Table 6.6 shows the performance for the ATI Radeon[™] HD 5870 GPU. The "Size/Compute Unit" column and many of the bandwidths/processing element apply to all Evergreen-class GPUs; however, the "Size/GPU" column and the bandwidths for varying-indexed constant, L2, and global memory vary across different GPU devices. The resource capacities and peak bandwidth for other AMD GPU devices can be found in Appendix D, "Device Parameters."

6.5 Using LDS or L1 Cache

There are a number of considerations when deciding between LDS and L1 cache for a given algorithm.

LDS supports read/modify/write operations, as well as atomics. It is well-suited for code that requires fast read/write, read/modify/write, or scatter operations that otherwise are directed to global memory. On current AMD hardware, L1 is part of the read path; hence, it is suited to cache-read-sensitive algorithms, such as matrix multiplication or convolution.

LDS is typically larger than L1 (for example: 32 kB vs 8 kB on Cypress). If it is not possible to obtain a high L1 cache hit rate for an algorithm, the larger LDS size can help. The theoretical LDS peak bandwidth is 2 TB/s, compared to L1 at 1 TB/sec. Currently, OpenCL is limited to 1 TB/sec LDS bandwidth.

The native data type for L1 is a four-vector of 32-bit words. On L1, fill and read addressing are linked. It is important that L1 is initially filled from global memory with a coalesced access pattern; once filled, random accesses come at no extra processing cost.

Currently, the native format of LDS is a 32-bit word. The theoretical LDS peak bandwidth is achieved when each thread operates on a two-vector of 32-bit words (16 threads per clock operate on 32 banks). If an algorithm requires coalesced 32-bit quantities, it maps well to LDS. The use of four-vectors or larger can lead to bank conflicts.

From an application point of view, filling LDS from global memory, and reading from it, are independent operations that can use independent addressing. Thus, LDS can be used to explicitly convert a scattered access pattern to a coalesced pattern for read and write to global memory. Or, by taking advantage of the LDS read broadcast feature, LDS can be filled with a coalesced pattern from global memory, followed by all threads iterating through the same LDS words simultaneously.

LDS is shared between the work-items in a work-group. Sharing across work-groups is not possible because OpenCL does not guarantee that LDS is in a particular state at the beginning of work-group execution. L1 content, on the other hand, is independent of work-group execution, so that successive work-groups can share the content in the L1 cache of a given Vector ALU. However, it currently is not possible to explicitly control L1 sharing across work-groups.

The use of LDS is linked to GPR usage and wavefront-per-Vector ALU count. Better sharing efficiency requires a larger work-group, so that more work items share the same LDS. Compiling kernels for larger work groups typically results in increased register use, so that fewer wavefronts can be scheduled simultaneously per Vector ALU. This, in turn, reduces memory latency hiding. Requesting larger amounts of LDS per work-group results in fewer wavefronts per Vector ALU, with the same effect.

LDS typically involves the use of barriers, with a potential performance impact. This is true even for read-only use cases, as LDS must be explicitly filled in from global memory (after which a barrier is required before reads can commence).

6.6 NDRange and Execution Range Optimization

Probably the most effective way to exploit the potential performance of the GPU is to provide enough threads to keep the device completely busy. The programmer specifies a three-dimensional NDRange over which to execute the kernel; bigger problems with larger NDRanges certainly help to more effectively use the machine. The programmer also controls how the global NDRange is divided into local ranges, as well as how much work is done in each work-item, and which resources (registers and local memory) are used by the kernel. All of these can play a role in how the work is balanced across the machine and how well it is used. This section introduces the concept of latency hiding, how many wavefronts are required to hide latency on AMD GPUs, how the resource usage in the kernel can impact the active wavefronts, and how to choose appropriate global and local work-group dimensions.

6.6.1 Hiding ALU and Memory Latency

The read-after-write latency for most arithmetic operations (a floating-point add, for example) is only eight cycles. For most AMD GPUs, each compute unit can execute 16 VLIW instructions on each cycle. Each wavefront consists of 64 work-items; each compute unit executes a quarter-wavefront on each cycle, and the entire wavefront is executed in four consecutive cycles. Thus, to hide eight cycles of latency, the program must schedule two wavefronts. The compute unit executes the first wavefront on four consecutive cycles; it then immediately switches and executes the other wavefront for four cycles. Eight cycles have elapsed, and the ALU result from the first wavefront is ready, so the compute unit can switch back to the first wavefront and continue execution. Compute units running two wavefronts (128 threads) completely hide the ALU pipeline latency.

Global memory reads generate a reference to the off-chip memory and experience a latency of 300 to 600 cycles. The wavefront that generates the

global memory access is made idle until the memory request completes. During this time, the compute unit can process other independent wavefronts, if they are available.

Kernel execution time also plays a role in hiding memory latency: longer kernels keep the functional units busy and effectively hide more latency. To better understand this concept, consider a global memory access which takes 400 cycles to execute. Assume the compute unit contains many other wavefronts, each of which performs five ALU instructions before generating another global memory reference. As discussed previously, the hardware executes each instruction in the wavefront in four cycles; thus, all five instructions occupy the ALU for 20 cycles. Note the compute unit interleaves two of these wavefronts and executes the five instructions from both wavefronts (10 total instructions) in 40 cycles. To fully hide the 400 cycles of latency, the compute unit requires (400/40) = 10 pairs of wavefronts, or 20 total wavefronts. If the wavefront contains 10 instructions rather than 5, the wavefront pair would consume 80 cycles of latency, and only 10 wavefronts would be required to hide the 400 cycles of latency.

Generally, it is not possible to predict how the compute unit schedules the available wavefronts, and thus it is not useful to try to predict exactly which ALU block executes when trying to hide latency. Instead, consider the overall ratio of ALU operations to fetch operations – this metric is reported by the AMD APP Profiler in the ALUFetchRatio counter. Each ALU operation keeps the compute unit busy for four cycles, so you can roughly divide 500 cycles of latency by (4*ALUFetchRatio) to determine how many wavefronts must be in-flight to hide that latency. Additionally, a low value for the ALUBusy performance counter can indicate that the compute unit is not providing enough wavefronts to keep the execution resources in full use. (This counter also can be low if the kernel exhausts the available DRAM bandwidth. In this case, generating more wavefronts does not improve performance; it can reduce performance by creating more contention.)

Increasing the wavefronts/compute unit does not indefinitely improve performance; once the GPU has enough wavefronts to hide latency, additional active wavefronts provide little or no performance benefit. A closely related metric to wavefronts/compute unit is "occupancy," which is defined as the ratio of active wavefronts to the maximum number of possible wavefronts supported by the hardware. Many of the important optimization targets and resource limits are expressed in wavefronts/compute units, so this section uses this metric rather than the related "occupancy" term.

6.6.2 Resource Limits on Active Wavefronts

AMD GPUs have two important global resource constraints that limit the number of in-flight wavefronts:

 Each compute unit supports a maximum of eight work-groups. Recall that AMD OpenCL supports up to 256 work-items (four wavefronts) per work-

group; effectively, this means each compute unit can support up to 32 wavefronts.

• Each GPU has a global (across all compute units) limit on the number of active wavefronts. The GPU hardware is generally effective at balancing the load across available compute units. Thus, it is useful to convert this global limit into an average wavefront/compute unit so that it can be compared to the other limits discussed in this section. For example, the ATI Radeon™ HD 5870 GPU has a global limit of 496 wavefronts, shared among 20 compute units. Thus, it supports an average of 24.8 wavefronts/compute unit. Appendix D, "Device Parameters," contains information on the global number of wavefronts supported by other AMD GPUs. Some AMD GPUs support up to 96 wavefronts/compute unit.

These limits are largely properties of the hardware and, thus, difficult for developers to control directly. Fortunately, these are relatively generous limits. Frequently, the register and LDS usage in the kernel determines the limit on the number of active wavefronts/compute unit, and these can be controlled by the developer.

6.6.2.1 GPU Registers

Each compute unit provides 16384 GP registers, and each register contains 4x32-bit values (either single-precision floating point or a 32-bit integer). The total register size is 256 kB of storage per compute unit. These registers are shared among all active wavefronts on the compute unit; each kernel allocates only the registers it needs from the shared pool. This is unlike a CPU, where each thread is assigned a fixed set of architectural registers. However, using many registers in a kernel depletes the shared pool and eventually causes the hardware to throttle the maximum number of active wavefronts.

Table 6.7 shows how the registers used in the kernel impacts the register-limited wavefronts/compute unit.

For example, a kernel that uses 30 registers (120x32-bit values) can run with eight active wavefronts on each compute unit. Because of the global limits described earlier, each compute unit is limited to 32 wavefronts; thus, kernels can use up to seven registers (28 values) without affecting the number of wavefronts/compute unit. Finally, note that in addition to the GPRs shown in the table, each kernel has access to four clause temporary registers.

Table 6.7 Impact of Register Type on Wavefronts/CU

GP Registers used by Kernel	Register-Limited Wavefronts / Compute-Unit
0-1	248
2	124
3	82
4	62
5	49
6	41
7	35
8	31
9	27
10	24
11	22
12	20
13	19
14	17
15	16
16	15
17	14
18-19	13
19-20	12
21-22	11
23-24	10
25-27	9
28-31	8
32-35	7
36-41	6
42-49	5
50-62	4
63-82	3
83-124	2

AMD provides the following tools to examine the number of general-purpose registers (GPRs) used by the kernel.

- The AMD APP Profiler displays the number of GPRs used by the kernel.
- Alternatively, the AMD APP Profiler generates the ISA dump (described in Section 4.3, "Analyzing Processor Kernels," page 4-9), which then can be searched for the string : NUM_GPRS.
- The AMD APP KernelAnalyzer also shows the GPR used by the kernel, across a wide variety of GPU compilation targets.

The compiler generates spill code (shuffling values to, and from, memory) if it cannot fit all the live values into registers. Spill code uses long-latency global memory and can have a large impact on performance. The AMD APP Profiler reports the static number of register spills in the ScratchReg field. Generally, it is a good idea to re-write the algorithm to use fewer GPRs, or tune the workgroup dimensions specified at launch time to expose more registers/kernel to the compiler, in order to reduce the scratch register usage to 0.

6.6.2.2 Specifying the Default Work-Group Size at Compile-Time

The number of registers used by a work-item is determined when the kernel is compiled. The user later specifies the size of the work-group. Ideally, the OpenCL compiler knows the size of the work-group at compile-time, so it can make optimal register allocation decisions. Without knowing the work-group size, the compiler must assume an upper-bound size to avoid allocating more registers in the work-item than the hardware actually contains.

For example, if the compiler allocates 70 registers for the work-item, Table 6.7 shows that only three wavefronts (192 work-items) are supported. If the user later launches the kernel with a work-group size of four wavefronts (256 work-items), the launch fails because the work-group requires 70*256=17920 registers, which is more than the hardware allows. To prevent this from happening, the compiler performs the register allocation with the conservative assumption that the kernel is launched with the largest work-group size (256 work-items). The compiler guarantees that the kernel does not use more than 62 registers (the maximum number of registers which supports a work-group with four wave-fronts), and generates low-performing register spill code, if necessary.

Fortunately, OpenCL provides a mechanism to specify a work-group size that the compiler can use to optimize the register allocation. In particular, specifying a smaller work-group size at compile time allows the compiler to allocate more registers for each kernel, which can avoid spill code and improve performance. The kernel attribute syntax is:

```
__attribute__((reqd_work_group_size(X, Y, Z)))
```

Section 6.7.2 of the OpenCL specification explains the attribute in more detail.

6.6.2.3 Local Memory (LDS) Size

In addition to registers, shared memory can also serve to limit the active wavefronts/compute unit. Each compute unit has 32k of LDS, which is shared among all active work-groups. LDS is allocated on a per-work-group granularity, so it is possible (and useful) for multiple wavefronts to share the same local memory allocation. However, large LDS allocations eventually limits the number of workgroups that can be active. Table 6.8 provides more details about how LDS usage can impact the wavefronts/compute unit.

Table 6.8 Effect of LDS Usage on Wavefronts/CU

Local Memory / Work-Group	LDS-Limited Wavefronts/ Compute-Unit (Assume 4 Wavefronts/ Work-Group)	LDS-Limited Wavefronts/ Compute-Unit (Assume 3 Wavefronts/ Work-Group)	LDS-Limited Wavefronts/ Compute-Unit (Assume 2 Wavefronts/ Work-Group)	LDS-Limited Work-Groups (Assume 1 Wavefront / Work-Group)
<=4K	32	24	16	8
4.0K-4.6K	28	21	14	7
4.6K-5.3K	24	18	12	6
5.3K-6.4K	20	15	10	5
6.4K-8.0K	16	12	8	4
8.0K-10.7K	12	9	6	3
10.7K-16.0K	8	6	4	2
16.0K-32.0K	4	3	2	1

Assumes each work-group uses four wavefronts (the maximum supported by the AMD OpenCL SDK).

AMD provides the following tools to examine the amount of LDS used by the kernel:

- The AMD APP Profiler displays the LDS usage. See the LocalMem counter.
- Alternatively, use the AMD APP Profiler to generate the ISA dump (described in Section 4.3, "Analyzing Processor Kernels," page 4-9), then search for the string SQ_LDS_ALLOC: SIZE in the ISA dump. Note that the value is shown in hexadecimal format.

6.6.3 Partitioning the Work

In OpenCL, each kernel executes on an index point that exists in a global NDRange. The partition of the NDRange can have a significant impact on performance; thus, it is recommended that the developer explicitly specify the global (#work-groups) and local (#work-items/work-group) dimensions, rather than rely on OpenCL to set these automatically (by setting local_work_size to NULL in clenqueuendrangeKernel). This section explains the guidelines for partitioning at the global, local, and work/kernel levels.

6.6.3.1 Global Work Size

OpenCL does not explicitly limit the number of work-groups that can be submitted with a clenqueueNDRangeKernel command. The hardware limits the available inflight threads, but the OpenCL SDK automatically partitions a large number of work-groups into smaller pieces that the hardware can process. For some large workloads, the amount of memory available to the GPU can be a limitation; the problem might require so much memory capacity that the GPU cannot hold it all.

In these cases, the programmer must partition the workload into multiple clEnqueueNDRangeKernel commands. The available device memory can be obtained by querying clDeviceInfo.

At a minimum, ensure that the workload contains at least as many work-groups as the number of compute units in the hardware. Work-groups cannot be split across multiple compute units, so if the number of work-groups is less than the available compute units, some units are idle. Evergreen and Northern Islands GPUs have 2-24 compute units. (See Appendix D, "Device Parameters," for a table of device parameters, including the number of compute units, or use clGetDeviceInfo(...CL_DEVICE_MAX_COMPUTE_UNITS) to determine the value dynamically).

6.6.3.2 Local Work Size (#Work-Items per Work-Group)

OpenCL limits the number of work-items in each group. Call <code>clDeviceInfo</code> with the <code>CL_DEVICE_MAX_WORK_GROUP_SIZE</code> to determine the maximum number of work-groups supported by the hardware. Currently, AMD GPUs with SDK 2.1 return 256 as the maximum number of work-items per work-group. Note the number of work-items is the product of all work-group dimensions; for example, a work-group with dimensions 32x16 requires 512 work-items, which is not allowed with the current AMD OpenCL SDK.

The fundamental unit of work on AMD GPUs is called a wavefront. Each wavefront consists of 64 work-items; thus, the optimal local work size is an integer multiple of 64 (specifically 64, 128, 192, or 256) work-items per workgroup.

Work-items in the same work-group can share data through LDS memory and also use high-speed local atomic operations. Thus, larger work-groups enable more work-items to efficiently share data, which can reduce the amount of slower global communication. However, larger work-groups reduce the number of global work-groups, which, for small workloads, could result in idle compute units. Generally, larger work-groups are better as long as the global range is big enough to provide 1-2 Work-Groups for each compute unit in the system; for small workloads it generally works best to reduce the work-group size in order to avoid idle compute units. Note that it is possible to make the decision dynamically, when the kernel is launched, based on the launch dimensions and the target device characteristics.

6.6.3.3 Moving Work to the Kernel

Often, work can be moved from the work-group into the kernel. For example, a matrix multiply where each work-item computes a single element in the output array can be written so that each work-item generates multiple elements. This technique can be important for effectively using the processing elements available in the five-wide (or four-wide, depending on the GPU type) VLIW processing engine (see the ALUPacking performance counter reported by the AMD APP Profiler). The mechanics of this technique often is as simple as adding a for loop around the kernel, so that the kernel body is run multiple times inside

this loop, then adjusting the global work size to reduce the work-items. Typically, the local work-group is unchanged, and the net effect of moving work into the kernel is that each work-group does more effective processing, and fewer global work-groups are required.

When moving work to the kernel, often it is best to combine work-items that are separated by 16 in the NDRange index space, rather than combining adjacent work-items. Combining the work-items in this fashion preserves the memory access patterns optimal for global and local memory accesses. For example, consider a kernel where each kernel accesses one four-byte element in array A. The resulting access pattern is:

Work-item	0	1	2	3	
Cycle0	A+0	A+1	A+2	A+3	

If we naively combine four adjacent work-items to increase the work processed per kernel, so that the first work-item accesses array elements A+0 to A+3 on successive cycles, the overall access pattern is:

Work-item	0	1	2	3	4	5	
Cycle0	A+0	A+4	A+8	A+12	A+16	A+20	
Cycle1	A+1	A+5	A+9	A+13	A+17	A+21	
Cycle2	A+2	A+6	A+10	A+14	A+18	A+22	
Cycle3	A+3	A+7	A+11	A+15	A+19	A+23	

This pattern shows that on the first cycle the access pattern contains "holes." Also, this pattern results in bank conflicts on the LDS. A better access pattern is to combine four work-items so that the first work-item accesses array elements A+0, A+16, A+32, and A+48. The resulting access pattern is:

Work-item	0	1	2	3	4	5	
Cycle0	A+0	A+1	A+2	A+3	A+4	A+5	
Cycle1	A+16	A+17	A+18	A+19	A+20	A+21	
Cycle2	A+32	A+33	A+34	A+35	A+36	A+37	
Cycle3	A+48	A+49	A+50	A+51	A+52	A+53	

Note that this access patterns preserves the sequentially-increasing addressing of the original kernel and generates efficient global and LDS memory references.

Increasing the processing done by the kernels can allow more processing to be done on the fixed pool of local memory available to work-groups. For example, consider a case where an algorithm requires 32x32 elements of shared memory. If each work-item processes only one element, it requires 1024 work-items/work-group, which exceeds the maximum limit. Instead, each kernel can be written to

process four elements, and a work-group of 16x16 work-items could be launched to process the entire array. A related example is a blocked algorithm, such as a matrix multiply; the performance often scales with the size of the array that can be cached and used to block the algorithm. By moving processing tasks into the kernel, the kernel can use the available local memory rather than being limited by the work-items/work-group.

6.6.3.4 Work-Group Dimensions vs Size

The local NDRange can contain up to three dimensions, here labeled X, Y, and Z. The X dimension is returned by <code>get_local_id(0)</code>, Y is returned by <code>get_local_id(1)</code>, and Z is returned by <code>get_local_id(2)</code>. The GPU hardware schedules the kernels so that the X dimensions moves fastest as the work-items are packed into wavefronts. For example, the 128 threads in a 2D work-group of dimension 32x4 (X=32 and Y=4) would be packed into two wavefronts as follows (notation shown in X,Y order):

	0,0	1,0	2,0	3,0	4,0	5,0	6,0	7,0	8,0	9,0	10,0	11,0	12,0	13,0	14,0	15,0
WaveFront0	16,0	17,0	18,0	19,0	20,0	21,0	22,0	23,0	24,0	25,0	26,0	27,0	28,0	29,0	30,0	31,0
Waverronto	0,1	1,1	2,1	3,1	4,1	5,1	6,1	7,1	8,1	9,1	10,1	11,1	12,1	13,1	14,1	15,1
	16,1	17,1	18,1	19,1	20,1	21,1	22,1	23,1	24,1	25,1	26,1	27,1	28,1	29,1	30,1	31,1
	0,2	1,2	2,2	3,2	4,2	5,2	6,2	7,2	8,2	9,2	10,2	11,2	12,2	13,2	14,2	15,2
WaveFront1	16,2	17,2	18,2	19,2	20,2	21,2	22,2	23,2	24,2	25,2	26,2	27,2	28,2	29,2	30,2	31,2
Wave Tone	0,3	1,3	2,3	3,3	4,3	5,3	6,3	7,3	8,3	9,3	10,3	11,3	12,3	13,3	14,3	15,3
	16,3	17,3	18,3	19,3	20,3	21,3	22,3	23,3	24,3	25,3	26,3	27,3	28,3	29,3	30,3	31,3

The total number of work-items in the work-group is typically the most important parameter to consider, in particular when optimizing to hide latency by increasing wavefronts/compute unit. However, the choice of XYZ dimensions for the same overall work-group size can have the following second-order effects.

- Work-items in the same quarter-wavefront execute on the same cycle in the
 processing engine. Thus, global memory coalescing and local memory bank
 conflicts can be impacted by dimension, particularly if the fast-moving X
 dimension is small. Typically, it is best to choose an X dimension of at least
 16, then optimize the memory patterns for a block of 16 work-items which
 differ by 1 in the X dimension.
- Work-items in the same wavefront have the same program counter and execute the same instruction on each cycle. The packing order can be important if the kernel contains divergent branches. If possible, pack together work-items that are likely to follow the same direction when control-flow is encountered. For example, consider an image-processing kernel where each work-item processes one pixel, and the control-flow depends on the color of the pixel. It might be more likely that a square of 8x8 pixels is the same color than a 64x1 strip; thus, the 8x8 would see less divergence and higher performance.
- When in doubt, a square 16x16 work-group size is a good start.

6.6.4 Optimizing for Cedar

To focus the discussion, this section has used specific hardware characteristics that apply to most of the Evergreen series. The value Evergreen part, referred to as Cedar and used in products such as the ATI RadeonTM HD 5450 GPU, has different architecture characteristics, as shown below.

	Evergreen Cypress, Juniper, Redwood	Evergreen Cedar
Work-items/Wavefront	64	32
Stream Cores / CU	16	8
GP Registers / CU	16384	8192
Local Memory Size	32K	32K
Maximum Work-Group Size	256	128

Note the maximum workgroup size can be obtained with clGetDeviceInfo...(...,CL_DEVICE_MAX_WORK_GROUP_SIZE,...).

Applications must ensure that the requested kernel launch dimensions that are fewer than the threshold reported by this API call.

The difference in total register size can impact the compiled code and cause register spill code for kernels that were tuned for other devices. One technique that can be useful is to specify the required work-group size as 128 (half the default of 256). In this case, the compiler has the same number of registers available as for other devices and uses the same number of registers. The developer must ensure that the kernel is launched with the reduced work size (128) on Cedar-class devices.

6.6.5 Summary of NDRange Optimizations

As shown above, execution range optimization is a complex topic with many interacting variables and which frequently requires some experimentation to determine the optimal values. Some general guidelines are:

- Select the work-group size to be a multiple of 64, so that the wavefronts are fully populated.
- Always provide at least two wavefronts (128 work-items) per compute unit.
 For a ATI Radeon[™] HD 5870 GPU, this implies 40 wave-fronts or 2560 work-items. If necessary, reduce the work-group size (but not below 64 work-items) to provide work-groups for all compute units in the system.
- Latency hiding depends on both the number of wavefronts/compute unit, as
 well as the execution time for each kernel. Generally, two to eight
 wavefronts/compute unit is desirable, but this can vary significantly,
 depending on the complexity of the kernel and the available memory
 bandwidth. The AMD APP Profiler and associated performance counters can
 help to select an optimal value.

6.7 Using Multiple OpenCL Devices

The AMD OpenCL runtime supports both CPU and GPU devices. This section introduces techniques for appropriately partitioning the workload and balancing it across the devices in the system.

6.7.1 CPU and GPU Devices

Table 6.9 lists some key performance characteristics of two exemplary CPU and GPU devices: a quad-core AMD Phenom II X4 processor running at 2.8 GHz, and a mid-range ATI Radeon[™] 5670 GPU running at 750 MHz. The "best" device in each characteristic is highlighted, and the ratio of the best/other device is shown in the final column.

Table 6.9 CPU and GPU Performance Characteristics

	CPU	GPU	Winner Ratio
Example Device	AMD Phenom [™] II X4	ATI Radeon™ HD 5670	
Core Frequency	2800 MHz	750 MHz	4 X
Compute Units	4	5	1.3 X
Approx. Power ¹	95 W	64 W	1.5 X
Approx. Power/Compute Unit	19 W	13 W	1.5 X
Peak Single-Precision Billion Floating-Point Ops/Sec	90	600	7 X
Approx GFLOPS/Watt	0.9	9.4	10 X
Max In-flight HW Threads	4	15872	3968 X
Simultaneous Executing Threads	4	80	20 X
Memory Bandwidth	26 GB/s	64 GB/s	2.5 X
Int Add latency	0.4 ns	10.7 ns	30 X
FP Add Latency	1.4 ns	10.7 ns	7 X
Approx DRAM Latency	50 ns	300 ns	6 X
L2+L3 cache capacity	8192 KB	128 kB	64 X
Approx Kernel Launch Latency	25 μs	225 μs	9 X

For the power specifications of the AMD Phenom[™] II x4, see http://www.amd.com/us/products/desk-top/processors/phenom-ii/Pages/phenom-ii-model-number-comparison.aspx. For the power specifications of the ATI Radeon[™] HD 5670, see http://www.amd.com/us/products/desktop/graphics/ati-radeon-hd-5000/ati-radeon-hd-5670-overview/Pages/ati-radeon-hd-5670-specifications.aspx.

The GPU excels at high-throughput: the peak execution rate (measured in FLOPS) is 7X higher than the CPU, and the memory bandwidth is 2.5X higher than the CPU. The GPU also consumes approximately 65% the power of the CPU; thus, for this comparison, the power efficiency in flops/watt is 10X higher. While power efficiency can vary significantly with different devices, GPUs generally provide greater power efficiency (flops/watt) than CPUs because they optimize for throughput and eliminate hardware designed to hide latency.

Conversely, CPUs excel at latency-sensitive tasks. For example, an integer add is 30X faster on the CPU than on the GPU. This is a product of both the CPUs

higher clock rate (2800 MHz vs 750 MHz for this comparison), as well as the operation latency; the CPU is optimized to perform an integer add in just one cycle, while the GPU requires eight cycles. The CPU also has a latency-optimized path to DRAM, while the GPU optimizes for bandwidth and relies on many in-flight threads to hide the latency. The ATI Radeon™ HD 5670 GPU, for example, supports more than 15,000 in-flight threads and can switch to a new thread in a single cycle. The CPU supports only four hardware threads, and thread-switching requires saving and restoring the CPU registers from memory. The GPU requires many active threads to both keep the execution resources busy, as well as provide enough threads to hide the long latency of cache misses.

Each GPU thread has its own register state, which enables the fast single-cycle switching between threads. Also, GPUs can be very efficient at gather/scatter operations: each thread can load from any arbitrary address, and the registers are completely decoupled from the other threads. This is substantially more flexible and higher-performing than a classic Vector ALU-style architecture (such as SSE on the CPU), which typically requires that data be accessed from contiguous and aligned memory locations. SSE supports instructions that write parts of a register (for example, MOVLPS and MOVHPS, which write the upper and lower halves, respectively, of an SSE register), but these instructions generate additional microarchitecture dependencies and frequently require additional pack instructions to format the data correctly.

In contrast, each GPU thread shares the same program counter with 63 other threads in a wavefront. Divergent control-flow on a GPU can be quite expensive and can lead to significant under-utilization of the GPU device. When control flow substantially narrows the number of valid work-items in a wave-front, it can be faster to use the CPU device.

CPUs also tend to provide significantly more on-chip cache than GPUs. In this example, the CPU device contains 512k L2 cache/core plus a 6 MB L3 cache that is shared among all cores, for a total of 8 MB of cache. In contrast, the GPU device contains only 128 k cache shared by the five compute units. The larger CPU cache serves both to reduce the average memory latency and to reduce memory bandwidth in cases where data can be re-used from the caches.

Finally, note the approximate 9X difference in kernel launch latency. The GPU launch time includes both the latency through the software stack, as well as the time to transfer the compiled kernel and associated arguments across the PCI-express bus to the discrete GPU. Notably, the launch time does not include the time to compile the kernel. The CPU can be the device-of-choice for small, quick-running problems when the overhead to launch the work on the GPU outweighs the potential speedup. Often, the work size is data-dependent, and the choice of device can be data-dependent as well. For example, an image-processing algorithm may run faster on the GPU if the images are large, but faster on the CPU when the images are small.

The differences in performance characteristics present interesting optimization opportunities. Workloads that are large and data parallel can run orders of

magnitude faster on the GPU, and at higher power efficiency. Serial or small parallel workloads (too small to efficiently use the GPU resources) often run significantly faster on the CPU devices. In some cases, the same algorithm can exhibit both types of workload. A simple example is a reduction operation such as a sum of all the elements in a large array. The beginning phases of the operation can be performed in parallel and run much faster on the GPU. The end of the operation requires summing together the partial sums that were computed in parallel; eventually, the width becomes small enough so that the overhead to parallelize outweighs the computation cost, and it makes sense to perform a serial add. For these serial operations, the CPU can be significantly faster than the GPU.

6.7.2 When to Use Multiple Devices

One of the features of GPU computing is that some algorithms can run substantially faster and at better energy efficiency compared to a CPU device. Also, once an algorithm has been coded in the data-parallel task style for OpenCL, the same code typically can scale to run on GPUs with increasing compute capability (that is more compute units) or even multiple GPUs (with a little more work).

For some algorithms, the advantages of the GPU (high computation throughput, latency hiding) are offset by the advantages of the CPU (low latency, caches, fast launch time), so that the performance on either devices is similar. This case is more common for mid-range GPUs and when running more mainstream algorithms. If the CPU and the GPU deliver similar performance, the user can get the benefit of either improved power efficiency (by running on the GPU) or higher peak performance (use both devices).

Usually, when the data size is small, it is faster to use the CPU because the startup time is quicker than on the GPU due to a smaller driver overhead and avoiding the need to copy buffers from the host to the device.

6.7.3 Partitioning Work for Multiple Devices

By design, each OpenCL command queue can only schedule work on a single OpenCL device. Thus, using multiple devices requires the developer to create a separate queue for each device, then partition the work between the available command queues.

A simple scheme for partitioning work between devices would be to statically determine the relative performance of each device, partition the work so that faster devices received more work, launch all the kernels, and then wait for them to complete. In practice, however, this rarely yields optimal performance. The relative performance of devices can be difficult to determine, in particular for kernels whose performance depends on the data input. Further, the device performance can be affected by dynamic frequency scaling, OS thread scheduling decisions, or contention for shared resources, such as shared caches and DRAM bandwidth. Simple static partitioning algorithms which "guess wrong" at the beginning can result in significantly lower performance, since some

devices finish and become idle while the whole system waits for the single, unexpectedly slow device.

For these reasons, a dynamic scheduling algorithm is recommended. In this approach, the workload is partitioned into smaller parts that are periodically scheduled onto the hardware. As each device completes a part of the workload, it requests a new part to execute from the pool of remaining work. Faster devices, or devices which work on easier parts of the workload, request new input faster, resulting in a natural workload balancing across the system. The approach creates some additional scheduling and kernel submission overhead, but dynamic scheduling generally helps avoid the performance cliff from a single bad initial scheduling decision, as well as higher performance in real-world system environments (since it can adapt to system conditions as the algorithm runs).

Multi-core runtimes, such as Cilk, have already introduced dynamic scheduling algorithms for multi-core CPUs, and it is natural to consider extending these scheduling algorithms to GPUs as well as CPUs. A GPU introduces several new aspects to the scheduling process:

Heterogeneous Compute Devices

Most existing multi-core schedulers target only homogenous computing devices. When scheduling across both CPU and GPU devices, the scheduler must be aware that the devices can have very different performance characteristics (10X or more) for some algorithms. To some extent, dynamic scheduling is already designed to deal with heterogeneous workloads (based on data input the same algorithm can have very different performance, even when run on the same device), but a system with heterogeneous devices makes these cases more common and more extreme. Here are some suggestions for these situations.

- The scheduler should support sending different workload sizes to different devices. GPUs typically prefer larger grain sizes, and higherperforming GPUs prefer still larger grain sizes.
- The scheduler should be conservative about allocating work until after it has examined how the work is being executed. In particular, it is important to avoid the performance cliff that occurs when a slow device is assigned an important long-running task. One technique is to use small grain allocations at the beginning of the algorithm, then switch to larger grain allocations when the device characteristics are well-known.
- As a special case of the above rule, when the devices are substantially different in performance (perhaps 10X), load-balancing has only a small potential performance upside, and the overhead of scheduling the load probably eliminates the advantage. In the case where one device is far faster than everything else in the system, use only the fast device.
- The scheduler must balance small-grain-size (which increase the adaptiveness of the schedule and can efficiently use heterogeneous devices) with larger grain sizes (which reduce scheduling overhead).
 Note that the grain size must be large enough to efficiently use the GPU.

Asynchronous Launch

OpenCL devices are designed to be scheduled asynchronously from a command-queue. The host application can enqueue multiple kernels, flush the kernels so they begin executing on the device, then use the host core for other work. The AMD OpenCL implementation uses a separate thread for each command-queue, so work can be transparently scheduled to the GPU in the background.

One situation that should be avoided is starving the high-performance GPU devices. This can occur if the physical CPU core, which must re-fill the device queue, is itself being used as a device. A simple approach to this problem is to dedicate a physical CPU core for scheduling chores. The device fission extension (see Section A.7, "cl_ext Extensions," page A-4) can be used to reserve a core for scheduling. For example, on a quad-core device, device fission can be used to create an OpenCL device with only three cores.

Another approach is to schedule enough work to the device so that it can tolerate latency in additional scheduling. Here, the scheduler maintains a watermark of uncompleted work that has been sent to the device, and refills the queue when it drops below the watermark. This effectively increase the grain size, but can be very effective at reducing or eliminating device starvation. Developers cannot directly query the list of commands in the OpenCL command queues; however, it is possible to pass an event to each clenqueue call that can be queried, in order to determine the execution status (in particular the command completion time); developers also can maintain their own queue of outstanding requests.

For many algorithms, this technique can be effective enough at hiding latency so that a core does not need to be reserved for scheduling. In particular, algorithms where the work-load is largely known up-front often work well with a deep queue and watermark. Algorithms in which work is dynamically created may require a dedicated thread to provide low-latency scheduling.

Data Location

Discrete GPUs use dedicated high-bandwidth memory that exists in a separate address space. Moving data between the device address space and the host requires time-consuming transfers over a relatively slow PCI-Express bus. Schedulers should be aware of this cost and, for example, attempt to schedule work that consumes the result on the same device producing it.

CPU and GPU devices share the same memory bandwidth, which results in additional interactions of kernel executions.

6.7.4 Synchronization Caveats

The OpenCL functions that enqueue work (clEnqueueNDRangeKernel) merely enqueue the requested work in the command queue; they do not cause it to begin executing. Execution begins when the user executes a synchronizing command, such as clFlush or clWaitForEvents. Enqueuing several commands

before flushing can enable the host CPU to batch together the command submission, which can reduce launch overhead.

Command-queues that are configured to execute in-order are guaranteed to complete execution of each command before the next command begins. This synchronization guarantee can often be leveraged to avoid explicit clWaitForEvents() calls between command submissions. Using clWaitForEvents() requires intervention by the host CPU and additional synchronization cost between the host and the GPU; by leveraging the in-order queue property, back-to-back kernel executions can be efficiently handled directly on the GPU hardware.

AMD Evergreen GPUs currently do not support the simultaneous execution of multiple kernels. For efficient execution, design a single kernel to use all the available execution resources on the GPU.

The AMD OpenCL implementation spawns a new thread to manage each command queue. Thus, the OpenCL host code is free to manage multiple devices from a single host thread. Note that clFinish is a blocking operation; the thread that calls clFinish blocks until all commands in the specified command-queue have been processed and completed. If the host thread is managing multiple devices, it is important to call clFlush for each command-queue before calling clFinish, so that the commands are flushed and execute in parallel on the devices. Otherwise, the first call to clFinish blocks, the commands on the other devices are not flushed, and the devices appear to execute serially rather than in parallel.

For low-latency CPU response, it can be more efficient to use a dedicated spin loop and not call <code>clFinish()</code> Calling <code>clFinish()</code> indicates that the application wants to wait for the GPU, putting the thread to sleep. For low latency, the application should use <code>clFlush()</code>, followed by a loop to wait for the event to complete. This is also true for blocking maps. The application should use non-blocking maps followed by a loop waiting on the event. The following provides sample code for this.

```
if (sleep)
  {
     // this puts host thread to sleep, useful if power is a consideration
        or overhead is not a concern
     clFinish(cmd_queue_);
  }
  else
  {
     // this keeps the host thread awake, useful if latency is a concern
     clFlush(cmd_queue_);
     error_ = clGetEventInfo(event, CL_EVENT_COMMAND_EXECUTION_STATUS,
     sizeof(cl_int), &eventStatus, NULL);
     while (eventStatus > 0)
     error_ = clGetEventInfo(event, CL_EVENT_COMMAND_EXECUTION_STATUS,
     sizeof(cl_int), &eventStatus, NULL);
     Sleep(0); // be nice to other threads, allow scheduler to find
                        other work if possible
```

```
// Choose your favorite way to yield, SwitchToThread() for example,
    in place of Sleep(0)
}
```

6.7.5 GPU and CPU Kernels

While OpenCL provides functional portability so that the same kernel can run on any device, peak performance for each device is typically obtained by tuning the OpenCL kernel for the target device.

Code optimized for the Cypress device (the ATI Radeon[™] HD 5870 GPU) typically runs well across other members of the Evergreen family. There are some differences in cache size and LDS bandwidth that might impact some kernels (see Appendix D, "Device Parameters"). The Cedar ASIC has a smaller wavefront width and fewer registers (see Section 6.6.4, "Optimizing for Cedar," page 6-32, for optimization information specific to this device).

As described in Section 6.9, "Clause Boundaries," page 6-46, CPUs and GPUs have very different performance characteristics, and some of these impact how one writes an optimal kernel. Notable differences include:

- The Vector ALU floating point resources in a CPU (SSE) require the use of vectorized types (float4) to enable packed SSE code generation and extract good performance from the Vector ALU hardware. The GPU VLIW hardware is more flexible and can efficiently use the floating-point hardware even without the explicit use of float4. See Section 6.8.4, "VLIW and SSE Packing," page 6-43, for more information and examples; however, code that can use float4 often generates hi-quality code for both the CPU and the AMD GPUs.
- The AMD OpenCL CPU implementation runs work-items from the same work-group back-to-back on the same physical CPU core. For optimally coalesced memory patterns, a common access pattern for GPU-optimized algorithms is for work-items in the same wavefront to access memory locations from the same cache line. On a GPU, these work-items execute in parallel and generate a coalesced access pattern. On a CPU, the first work-item runs to completion (or until hitting a barrier) before switching to the next. Generally, if the working set for the data used by a work-group fits in the CPU caches, this access pattern can work efficiently: the first work-item brings a line into the cache hierarchy, which the other work-items later hit. For large working-sets that exceed the capacity of the cache hierarchy, this access pattern does not work as efficiently; each work-item refetches cache lines that were already brought in by earlier work-items but were evicted from the cache hierarchy before being used. Note that AMD CPUs typically provide 512k to 2 MB of L2+L3 cache for each compute unit.
- CPUs do not contain any hardware resources specifically designed to
 accelerate local memory accesses. On a CPU, local memory is mapped to
 the same cacheable DRAM used for global memory, and there is no
 performance benefit from using the __local qualifier. The additional memory
 operations to write to LDS, and the associated barrier operations can reduce

performance. One notable exception is when local memory is used to pack values to avoid non-coalesced memory patterns.

CPU devices only support a small number of hardware threads, typically two
to eight. Small numbers of active work-group sizes reduce the CPU switching
overhead, although for larger kernels this is a second-order effect.

For a balanced solution that runs reasonably well on both devices, developers are encouraged to write the algorithm using float4 vectorization. The GPU is more sensitive to algorithm tuning; it also has higher peak performance potential. Thus, one strategy is to target optimizations to the GPU and aim for reasonable performance on the CPU. For peak performance on all devices, developers can choose to use conditional compilation for key code loops in the kernel, or in some cases even provide two separate kernels. Even with device-specific kernel optimizations, the surrounding host code for allocating memory, launching kernels, and interfacing with the rest of the program generally only needs to be written once.

Another approach is to leverage a CPU-targeted routine written in a standard high-level language, such as C++. In some cases, this code path may already exist for platforms that do not support an OpenCL device. The program uses OpenCL for GPU devices, and the standard routine for CPU devices. Load-balancing between devices can still leverage the techniques described in Section 6.7.3, "Partitioning Work for Multiple Devices," page 6-35.

6.7.6 Contexts and Devices

The AMD OpenCL program creates at least one context, and each context can contain multiple devices. Thus, developers must choose whether to place all devices in the same context or create a new context for each device. Generally, it is easier to extend a context to support additional devices rather than duplicating the context for each device: buffers are allocated at the context level (and automatically across all devices), programs are associated with the context, and kernel compilation (via clBuildProgram) can easily be done for all devices in a context. However, with current OpenCL implementations, creating a separate context for each device provides more flexibility, especially in that buffer allocations can be targeted to occur on specific devices. Generally, placing the devices in the same context is the preferred solution.

6.8 Instruction Selection Optimizations

6.8.1 Instruction Bandwidths

Table 6.10 lists the throughput of instructions for GPUs.

Table 6.10 Instruction Throughput (Operations/Cycle for Each Stream Processor)

		Rate (Operations/Cycle) for each Strea Processor			
	Instruction	Non-Double-Precision- Capable (Evergreen and later) Devices	Double-Precision- Capable Devices (Evergreen and later)		
	SPFP FMA	0	4		
	SPFP MAD	5	5		
Cinale Dresision	ADD	5	5		
Single Precision FP Rates	MUL	5	5		
	INV	1	1		
	RQSRT	1	1		
	LOG	1	1		
	FMA	0	1		
	MAD	0	1		
Double Precision	ADD	0	2		
FP Rates	MUL	0	1		
	INV (approx.)	0	1		
	RQSRT (approx.)	0	1		
	MAD	1	1		
Integer	ADD	5	5		
Instruction	MUL	1	1		
Rates	Bit-shift	5	5		
	Bitwise XOR	5	5		
Conversion	Float-to-Int	1	1		
Conversion	Int-to-Float	1	1		
04 Bit Inter	MAD	5	5		
24-Bit Integer Inst Rates	ADD	5	5		
	MUL	5	5		

Note that single precision MAD operations have five times the throughput of the double-precision rate, and that double-precision is only supported on the AMD Radeon™ HD69XX devices. The use of single-precision calculation is encouraged, if that precision is acceptable. Single-precision data is also half the size of double-precision, which requires less chip bandwidth and is not as demanding on the cache structures.

Generally, the throughput and latency for 32-bit integer operations is the same as for single-precision floating point operations.

24-bit integer MULs and MADs have five times the throughput of 32-bit integer multiplies. 24-bit unsigned integers are natively supported only on the Evergreen family of devices and later. Signed 24-bit integers are supported only on the Northern Island family of devices and later. The use of OpenCL built-in functions for mul24 and mad24 is encouraged. Note that mul24 can be useful for array indexing operations.

Packed 16-bit and 8-bit operations are not natively supported; however, in cases where it is known that no overflow will occur, some algorithms may be able to effectively pack 2 to 4 values into the 32-bit registers natively supported by the hardware.

The MAD instruction is an IEEE-compliant multiply followed by an IEEE-compliant add; it has the same accuracy as two separate MUL/ADD operations. No special compiler flags are required for the compiler to convert separate MUL/ADD operations to use the MAD instruction.

Table 6.10 shows the throughput for each stream processing core. To obtain the peak throughput for the whole device, multiply the number of stream cores and the engine clock (see Appendix D, "Device Parameters"). For example, according to Table 6.10, a Cypress device can perform two double-precision ADD operations/cycle in each stream core. From Appendix D, "Device Parameters," a ATI Radeon HD 5870 GPU has 320 Stream Cores and an engine clock of 850 MHz, so the entire GPU has a throughput rate of (2*320*850 MHz) = 544 GFlops for double-precision adds.

6.8.2 AMD Media Instructions

AMD provides a set of media instructions for accelerating media processing. Notably, the sum-of-absolute differences (SAD) operation is widely used in motion estimation algorithms. For a brief listing and description of the AMD media operations, see the third bullet in Section A.8, "AMD Vendor-Specific Extensions," page A-4.

6.8.3 Math Libraries

OpenCL supports two types of math library operation: native_function() and function(). Native_functions are generally supported in hardware and can run substantially faster, although at somewhat lower accuracy. The accuracy for the non-native functions is specified in section 7.4 of the *OpenCL Specification*. The accuracy for the native functions is implementation-defined. Developers are encouraged to use the native functions when performance is more important than precision. Table 6.11 lists the native speedup factor for certain functions.

Table 6.11 Native Speedup Factor

Function	Native Speedup Factor
sin()	27.1x
cos()	34.2x
tan()	13.4x
exp()	4.0x
exp2()	3.4x
exp10()	5.2x
log()	12.3x
log2()	11.3x
log10()	12.8x
sqrt()	1.8x
rsqrt()	6.4x
powr()	28.7x
divide()	4.4x

6.8.4 VLIW and SSE Packing

Each stream core in the AMD GPU is programmed with a five-wide (or four-wide, depending on the GPU type) VLIW instruction. Efficient use of the GPU hardware requires that the kernel contain enough parallelism to fill all five processing elements; serial dependency chains are scheduled into separate instructions. A classic technique for exposing more parallelism to the compiler is loop unrolling. To assist the compiler in disambiguating memory addresses so that loads can be combined, developers should cluster load and store operations. In particular, reordering the code to place stores in adjacent code lines can improve performance. Figure 6.7 shows an example of unrolling a loop and then clustering the stores.

Figure 6.7 Unmodified Loop

Figure 6.8 is the same loop unrolled 4x.

Figure 6.8 Kernel Unrolled 4X

Figure 6.9 shows and example of an unrolled loop with clustered stores.

Figure 6.9 Unrolled Loop with Stores Clustered

Unrolling the loop to expose the underlying parallelism typically allows the GPU compiler to pack the instructions into the slots in the VLIW word. For best results, unrolling by a factor of at least 5 (perhaps 8 to preserve power-of-two factors) may deliver best performance. Unrolling increases the number of required registers, so some experimentation may be required.

The CPU back-end requires the use of vector types (float4) to vectorize and generate packed SSE instructions. To vectorize the loop above, use float4 for the

array arguments. Obviously, this transformation is only valid in the case where the array elements accessed on each loop iteration are adjacent in memory. The explicit use of float4 can also improve the GPU performance, since it clearly identifies contiguous 16-byte memory operations that can be more efficiently coalesced.

Figure 6.10 is an example of an unrolled kernel that uses float4 for vectorization.

Figure 6.10 Unrolled Kernel Using float4 for Vectorization

6.8.5 Compiler Optimizations

The OpenCL compiler currently recognizes a few patterns and transforms them into a single instruction. By following these patterns, a developer can generate highly efficient code. The currently accepted patterns are:

Bitfield extract on signed/unsigned integers.

```
(A >> B) & C ==> [u]bit_extract where
```

- B and C are compile time constants,
- A is a 8/16/32bit integer type, and
- C is a mask.
- Bitfield insert on signed/unsigned integers

```
((A & B) << C) \mid ((D & E) << F ==> ubit_insert where
```

- B and E have no conflicting bits (B^E == 0),
- B, C, E, and F are compile-time constants, and
- B and E are masks.
- The first bit set in B is greater than the number of bits in E plus the first bit set in E, or the first bit set in E is greater than the number of bits in B plus the first bit set in B.
- If B, C, E, or F are equivalent to the value 0, this optimization is also supported.

6.9 Clause Boundaries

AMD GPUs groups instructions into clauses. These are broken at control-flow boundaries when:

- the instruction type changes (for example, from FETCH to ALU), or
- if the clause contains the maximum amount of operations (the maximum size for an ALU clause is 128 operations).

ALU and LDS access instructions are placed in the same clause. FETCH, ALU/LDS, and STORE instructions are placed into separate clauses.

The GPU schedules a pair of wavefronts (referred to as the "even" and "odd" wavefront). The even wavefront executes for four cycles (each cycle executes a quarter-wavefront); then, the odd wavefront executes for four cycles. While the odd wavefront is executing, the even wavefront accesses the register file and prepares operands for execution. This fixed interleaving of two wavefronts allows the hardware to efficiently hide the eight-cycle register-read latencies.

With the exception of the special treatment for even/odd wavefronts, the GPU scheduler only switches wavefronts on clause boundaries. Latency within a clause results in stalls on the hardware. For example, a wavefront that generates an LDS bank conflict stalls on the compute unit until the LDS access completes; the hardware does not try to hide this stall by switching to another available wavefront.

ALU dependencies on memory operations are handled at the clause level. Specifically, an ALU clause can be marked as dependent on a FETCH clause. All FETCH operations in the clause must complete before the ALU clause begins execution.

Switching to another clause in the same wavefront requires approximately 40 cycles. The hardware immediately schedules another wavefront if one is available, so developers are encouraged to provide multiple wavefronts/compute unit. The cost to switch clauses is far less than the memory latency; typically, if the program is designed to hide memory latency, it hides the clause latency as well.

The address calculations for FETCH and STORE instructions execute on the same hardware in the compute unit as do the ALU clauses. The address calculations for memory operations consumes the same executions resources that are used for floating-point computations.

The ISA dump shows the clause boundaries. See the example shown below.

For more information on clauses, see the AMD Evergreen-Family ISA Microcode And Instructions (v1.0b) and the AMD R600/R700/Evergreen Assembly Language Format documents.

The following is an example disassembly showing clauses. There are 13 clauses in the kernel. The first clause is an ALU clause and has 6 instructions.

```
00 ALU_PUSH_BEFORE: ADDR(32) CNT(13) KCACHE0(CB1:0-15) KCACHE1(CB0:0-15)
                  R3.x, KC0[0].x
  0 x: MOV
                  R2.y, KC0[0].y
     y: MOV
                  R2.z, KC0[0].z
     z: MOV
     w: MOV
                  R2.w, KC0[0].w
  1 x: MOV
                  R4.x, KC0[2].x
                  R2.y, KC0[2].y
     y: MOV
                  R2.z, KC0[2].z
     z: MOV
                  R2.w, KC0[2].w
     w: MOV
     t: SETGT_INT R5.x, PV0.x, 0.0f
  2 t: MULLO_INT ____, R1.x, KC1[1].x
                   ____, R0.x, PS2
  3 y: ADD_INT
  4 x: ADD_INT
                   R0.x, PV3.y, KC1[6].x
  5 x: PREDNE_INT ____, R5.x, 0.0f UPDATE_EXEC_MASK UPDATE_PRED
01 JUMP POP_CNT(1) ADDR(12)
02 ALU: ADDR(45) CNT(5) KCACHEO(CB1:0-15)
                   ____, R0.x, (0x00000002, 2.802596929e-45f).x
  6 z: LSHL
                    ____, KC0[1].x, PV6.z
  7 y: ADD_INT
  8 x: LSHR
                  R1.x, PV7.y, (0x00000002, 2.802596929e-45f).x
03 LOOP_DX10 i0 FAIL_JUMP_ADDR(11)
04 ALU: ADDR(50) CNT(4)
  9 x: ADD_INT
                  R3.x, -1, R3.x
     y: LSHR
                  RO.y, R4.x, (0x00000002, 2.802596929e-45f).x
                  R4.x, R4.x, (0x00000004, 5.605193857e-45f).y
     t: ADD INT
05 WAIT_ACK: Outstanding_acks <= 0
06 TEX: ADDR(64) CNT(1)
  10 VFETCH R0.x___, R0.y, fc156 MEGA(4)
      FETCH_TYPE(NO_INDEX_OFFSET)
07 ALU: ADDR(54) CNT(3)
  11 x: MULADD_e R0.x, R0.x, (0x40C00000, 6.0f).y, (0x41880000, 17.0f).x
     t: SETE_INT R2.x, R3.x, 0.0f
08 MEM_RAT_CACHELESS_STORE_RAW_ACK: RAT(1)[R1].x___, R0, ARRAY_SIZE(4) MARK VPM
09 ALU_BREAK: ADDR(57) CNT(1)
  12 x: PREDE_INT ____, R2.x, 0.0f UPDATE_EXEC_MASK UPDATE_PRED
10 ENDLOOP i0 PASS_JUMP_ADDR(4)
11 POP (1) ADDR(12)
12 NOP NO_BARRIER
END_OF_PROGRAM
```

6.9 Clause Boundaries 6-47

6.10 Additional Performance Guidance

This section is a collection of performance tips for GPU compute and AMDspecific optimizations.

6.10.1 Loop Unroll pragma

The compiler directive #pragma unroll <unroll-factor> can be placed immediately prior to a loop as a hint to the compiler to unroll a loop. <unroll-factor> must be a positive integer, 1 or greater. When <unroll-factor> is 1, loop unrolling is disabled. When <unroll-factor> is 2 or greater, the compiler uses this as a hint for the number of times the loop is to be unrolled.

Examples for using this loop follow.

No unrolling example:

```
#pragma unroll 1
for (int i = 0; i < n; i++) {
...
}
Partial unrolling example:
#pragma unroll 4
for (int i = 0; i < 128; i++) {
...
}</pre>
```

Currently, the unroll pragma requires that the loop boundaries can be determined at compile time. Both loop bounds must be known at compile time. If n is not given, it is equivalent to the number of iterations of the loop when both loop bounds are known. If the unroll-factor is not specified, and the compiler can determine the loop count, the compiler fully unrolls the loop. If the unroll-factor is not specified, and the compiler cannot determine the loop count, the compiler does no unrolling.

6.10.2 Memory Tiling

There are many possible physical memory layouts for images. AMD Accelerated Parallel Processing devices can access memory in a tiled or in a linear arrangement.

- Linear A linear layout format arranges the data linearly in memory such that element addresses are sequential. This is the layout that is familiar to CPU programmers. This format must be used for OpenCL buffers; it can be used for images.
- Tiled A tiled layout format has a pre-defined sequence of element blocks arranged in sequential memory addresses (see Figure 6.11 for a conceptual illustration). A microtile consists of ABIJ; a macrotile consists of the top-left 16 squares for which the arrows are red. Only images can use this format. Translating from user address space to the tiled arrangement is transparent to the user. Tiled memory layouts provide an optimized memory access

pattern to make more efficient use of the RAM attached to the GPU compute device. This can contribute to lower latency.




Figure 6.11 One Example of a Tiled Layout Format

Memory Access Pattern -

Memory access patterns in compute kernels are usually different from those in the pixel shaders. Whereas the access pattern for pixel shaders is in a hierarchical, space-filling curve pattern and is tuned for tiled memory performance (generally for textures), the access pattern for a compute kernel is linear across each row before moving to the next row in the global id space. This has an effect on performance, since pixel shaders have implicit blocking, and compute kernels do not. If accessing a tiled image, best performance is achieved if the application tries to use workgroups as a simple blocking strategy.

6.10.3 General Tips

- Using dynamic pointer assignment in kernels that are executed on the GPU cause inefficient code generation.
- Many OpenCL specification compiler options that are accepted by the AMD OpenCL compiler are not implemented. The implemented options are -D,
 -I, w, Werror, -clsingle-precision-constant, -cl-opt-disable, and
 -cl-fp32-correctly-rounded-divide-sqrt.
- Avoid declaring global arrays on the kernel's stack frame as these typically cannot be allocated in registers and require expensive global memory operations.
- Use predication rather than control-flow. The predication allows the GPU to
 execute both paths of execution in parallel, which can be faster than
 attempting to minimize the work through clever control-flow. The reason for
 this is that if no memory operation exists in a ?: operator (also called a

ternary operator), this operation is translated into a single <code>cmov_logical</code> instruction, which is executed in a single cycle. An example of this is:

```
If (A>B) {
  C += D;
} else {
  C -= D;
}
```

Replace this with:

```
int factor = (A>B) ? 1:-1;
C += factor*D;
```

In the first block of code, this translates into an IF/ELSE/ENDIF sequence of CF clauses, each taking ~40 cycles. The math inside the control flow adds two cycles if the control flow is divergent, and one cycle if it is not. This code executes in ~120 cycles.

In the second block of code, the ?: operator executes in an ALU clause, so no extra CF instructions are generated. Since the instructions are sequentially dependent, this block of code executes in three cycles, for a ~40x speed improvement. To see this, the first cycle is the (A>B) comparison, the result of which is input to the second cycle, which is the <code>cmov_logical</code> factor, bool, 1, -1. The final cycle is a MAD instruction that: mad C, factor, D, C. If the ratio between CF clauses and ALU instructions is low, this is a good pattern to remove the control flow.

Loop Unrolling

- OpenCL kernels typically are high instruction-per-clock applications.
 Thus, the overhead to evaluate control-flow and execute branch instructions can consume a significant part of resource that otherwise can be used for high-throughput compute operations.
- The AMD Accelerated Parallel Processing OpenCL compiler performs simple loop unrolling optimizations; however, for more complex loop unrolling, it may be beneficial to do this manually.
- If possible, create a reduced-size version of your data set for easier debugging and faster turn-around on performance experimentation. GPUs do not have automatic caching mechanisms and typically scale well as resources are added. In many cases, performance optimization for the reduced-size data implementation also benefits the full-size algorithm.
- When tuning an algorithm, it is often beneficial to code a simple but accurate algorithm that is retained and used for functional comparison. GPU tuning can be an iterative process, so success requires frequent experimentation, verification, and performance measurement.
- The profiler and analysis tools report statistics on a per-kernel granularity. To narrow the problem further, it might be useful to remove or comment-out sections of code, then re-run the timing and profiling tool.

 Writing code with dynamic pointer assignment should be avoided on the GPU. For example:

```
kernel void dyn_assign(global int* a, global int* b, global int* c)
{
    global int* d;
    size_t idx = get_global_id(0);
    if (idx & 1) {
        d = b;
    } else {
        d = c;
    }
    a[idx] = d[idx];
}
```

This is inefficient because the GPU compiler must know the base pointer that every load comes from and in this situation, the compiler cannot determine what 'd' points to. So, both B and C are assigned to the same GPU resource, removing the ability to do certain optimizations.

- If the algorithm allows changing the work-group size, it is possible to get better performance by using larger work-groups (more work-items in each work-group) because the workgroup creation overhead is reduced. On the other hand, the OpenCL CPU runtime uses a task-stealing algorithm at the work-group level, so when the kernel execution time differs because it contains conditions and/or loops of varying number of iterations, it might be better to increase the number of work-groups. This gives the runtime more flexibility in scheduling work-groups to idle CPU cores. Experimentation might be needed to reach optimal work-group size.
- Since the AMD OpenCL runtime supports only in-order queuing, using clFinish() on a queue and queuing a blocking command gives the same result. The latter saves the overhead of another API command.

For example:

```
clEnqueueWriteBuffer(myCQ, buff, CL_FALSE, 0, buffSize, input, 0, NULL,
NULL);
clFinish(myCQ);
is equivalent, for the AMD OpenCL runtime, to:
    clEnqueueWriteBuffer(myCQ, buff, CL_TRUE, 0, buffSize, input, 0, NULL,
NULL);
```

6.10.4 Guidance for CUDA Programmers Using OpenCL

• Porting from CUDA to OpenCL is relatively straightforward. Multiple vendors have documents describing how to do this, including AMD:

http://developer.amd.com/documentation/articles/pages/OpenCL-and-the-ATI-Stream-v2.0-Beta.aspx#four

- Some specific performance recommendations which differ from other GPU architectures:
 - Use a workgroup size that is a multiple of 64. CUDA code can use a workgroup size of 32; this uses only half the available compute resources on an ATI Radeon[™] HD 5870 GPU.

- Vectorization can lead to substantially greater efficiency. The ALUPacking counter provided by the Profiler can track how well the kernel code is using the five-wide (or four-wide, depending on the GPU type) VLIW unit. Values below 70 percent may indicate that dependencies are preventing the full use of the processor. For some kernels, vectorization can be used to increase efficiency and improve kernel performance.
- AMD GPUs have a very high single-precision flops capability (2.72 teraflops in a single ATI Radeon[™] HD 5870 GPU). Algorithms that benefit from such throughput can deliver excellent performance on AMD Accelerated Parallel Processing hardware.

6.10.5 Guidance for CPU Programmers Using OpenCL to Program GPUs

OpenCL is the industry-standard toolchain for programming GPUs and parallel devices from many vendors. It is expected that many programmers skilled in CPU programming will program GPUs for the first time using OpenCL. This section provides some guidance for experienced programmers who are programming a GPU for the first time. It specifically highlights the key differences in optimization strategy.

- Study the local memory (LDS) optimizations. These greatly affect the GPU performance. Note the difference in the organization of local memory on the GPU as compared to the CPU cache. Local memory is shared by many work-items (64 on Cypress). This contrasts with a CPU cache that normally is dedicated to a single work-item. GPU kernels run well when they collaboratively load the shared memory.
- GPUs have a large amount of raw compute horsepower, compared to memory bandwidth and to "control flow" bandwidth. This leads to some highlevel differences in GPU programming strategy.
 - A CPU-optimized algorithm may test branching conditions to minimize the workload. On a GPU, it is frequently faster simply to execute the workload.
 - A CPU-optimized version can use memory to store and later load precomputed values. On a GPU, it frequently is faster to recompute values rather than saving them in registers. Per-thread registers are a scarce resource on the CPU; in contrast, GPUs have many available per-thread register resources.
- Use float4 and the OpenCL built-ins for vector types (vload, vstore, etc.).
 These enable the AMD Accelerated Parallel Processing OpenCL implementation to generate efficient, packed SSE instructions when running on the CPU. Vectorization is an optimization that benefits both the AMD CPU and GPU.

6.10.6 Optimizing Kernel Code

6.10.6.1 Using Vector Data Types

The CPU contains a vector unit, which can be efficiently used if the developer is writing the code using vector data types.

For architectures before Bulldozer, the instruction set is called SSE, and the vector width is 128 bits. For Bulldozer, there the instruction set is called AVX, for which the vector width is increased to 256 bits.

Using four-wide vector types (int4, float4, etc.) is preferred, even with Bulldozer.

6.10.6.2 Local Memory

The CPU does not benefit much from local memory; sometimes it is detrimental to performance. As local memory is emulated on the CPU by using the caches, accessing local memory and global memory are the same speed, assuming the information from the global memory is in the cache.

6.10.6.3 Using Special CPU Instructions

The Bulldozer family of CPUs supports FMA4 instructions, exchanging instructions of the form a*b+c with fma(a,b,c) or mad(a,b,c) allows for the use of the special hardware instructions for multiplying and adding.

There also is hardware support for OpenCL functions that give the new hardware implementation of rotating.

For example:

```
sum.x += tempA0.x * tempB0.x + tempA0.y * tempB1.x + tempA0.z * tempB2.x + tempA0.w * tempB3.x;
```

can be written as a composition of mad instructions which use fused multiple add (FMA):

```
sum.x += mad(tempA0.x, tempB0.x, mad(tempA0.y, tempB1.x, mad(tempA0.z, tempB2.x, tempA0.w*tempB3.x)));
```

6.10.6.4 Avoid Barriers When Possible

Using barriers in a kernel on the CPU causes a significant performance penalty compared to the same kernel without barriers. Use a barrier only if the kernel requires it for correctness, and consider changing the algorithm to reduce barriers usage.

6.10.7 Optimizing Kernels for Evergreen and 69XX-Series GPUs

6.10.7.1 Clauses

The architecture for the 69XX series of GPUs is clause-based. A clause is similar to a basic block, a sequence of instructions that execute without flow control or

I/O. Processor efficiency is determined in large part by the number of instructions in a clause, which is determined by the frequency of branching and I/O at the source-code level. An efficient kernel averages at least 16 or 32 instructions per clause.

The AMD APP KernelAnalyzer assembler listing lets you view clauses. Try the optimizations listed here from inside the AMD APP KernelAnalyzer to see the improvements in performance.

6.10.7.2 Remove Conditional Assignments

A conditional of the form "if-then-else" generates branching and thus generates one or more clauses. Use the <code>select()</code> function to replace these structures with conditional assignments that do not cause branching. For example:

```
if(x==1) r=0.5;
if(x==2) r=1.0;
```

becomes

```
r = select(r, 0.5, x==1);

r = select(r, 1.0, x==2);
```

Note that if the body of the if statement contains an I/O, the if statement cannot be eliminated.

6.10.7.3 Bypass Short-Circuiting

A conditional expression with many terms can compile into a number of clauses due to the C-language requirement that expressions must short circuit. To prevent this, move the expression out of the control flow statement. For example:

```
if(a&&b&&c&&d){...}
becomes
bool cond = a&&b&&c&&d;
if(cond){...}
```

The same applies to conditional expressions used in loop constructs (do, while, for).

6.10.7.4 Unroll Small Loops

If the loop bounds are known, and the loop is small (less than 16 or 32 instructions), unrolling the loop usually increases performance.

6.10.7.5 Avoid Nested ifs

Because the GPU is a Vector ALU architecture, there is a cost to executing an if-then-else block because both sides of the branch are evaluated, then one result is retained while the other is discarded. When if blocks are nested, the results are twice as bad; in general, if blocks are nested k levels deep, there 2^k clauses are generated. In this situation, restructure the code to eliminate nesting.

6.10.7.6 Experiment With do/while/for Loops

for loops can generate more clauses than equivalent do or while loops. Experiment with these different loop types to find the one with best performance.

6.10.7.7 Do I/O With 4-Word Data

The native hardware I/O transaction size is four words (float4, int4 types). Avoid I/Os with smaller data, and rewrite the kernel to use the native size data. Kernel performance increases, and only 25% as many work items need to be dispatched.

Chapter 7 OpenCL Static C++ Programming Language

7.1 Overview

This extension defines the OpenCL Static C++ kernel language, which is a form of the ISO/IEC Programming languages C++ specification¹. This language supports overloading and templates that can be resolved at compile time (hence static), while restricting the use of language features that require dynamic/runtime resolving. The language also is extended to support most of the features described in Section 6 of OpenCL spec: new data types (vectors, images, samples, etc.), OpenCL Built-in functions, and more.

7.1.1 Supported Features

The following list contains the major C++ features supported by this extension.

- Kernel and function overloading.
- Inheritance:
 - Strict inheritance.
 - Friend classes.
 - Multiple inheritance.
- Templates:
 - Kernel templates.
 - Member templates.
 - Template default argument.
 - Limited class templates (the virtual. keyword is not exposed).
 - Partial template specialization
- Namespaces.
- References.
- this operator.

Note that supporting templates and overloading highly improve the efficiency of writing code: it allows developers to avoid replication of code when not necessary.

^{1.} Programming languages C++. International Standard ISO/IEC 14881, 1998.

Using kernel template and kernel overloading requires support from the runtime API as well. AMD provides a simple extension to clCreateKernel, which enables the user to specify the desired kernel.

7.1.2 Unsupported Features

C++ features not supported by this extension are:

- Virtual functions (methods marked with the virtual keyword).
- Abstract classes (a class defined only of pure virtual functions).
- Dynamic memory allocation (non-placement new/delete support is not provided).
- Exceptions (no support for throw/catch).
- The :: operator.
- STL and other standard C++ libraries.
- The language specified in this extension can be easily expanded to support these features.

7.1.3 Relations with ISO/IEC C++

This extension focuses on documenting the differences between the OpenCL Static C++ kernel language and the ISO/IEC Programming languages C++ specification. Where possible, this extension leaves technical definitions to the ISO/IEC specification.

7.2 Additions and Changes to Section 5 - The OpenCL C Runtime

7.2.1 Additions and Changes to Section 5.7.1 - Creating Kernel Objects

In the static C++ kernel language, a kernel can be overloaded, templated, or both. The syntax explaining how to do it is defined in Sections 7.3.4 and 7.3.5, below.

To support these cases, the following error codes were added; these can be returned by clCreateKernel.

- CL_INVALID_KERNEL_TEMPLATE_TYPE_ARGUMENT_AMD if a kernel template
 argument is not a valid type (is neither a valid OpenCL C type or a user
 defined type in the same source file).
- CL_INVALID_KERNEL_TYPE_ARGUMENT_AMD if a kernel type argument, used for overloading resolution, is not a valid type (is neither a valid OpenCL C type or user-defined type in the same source program).

7.2.2 Passing Classes between Host and Device

This extension allows a developer to pass classes between the host and the device. The mechanism used to pass the class to the device and back are the existing buffer object APIs. The class that is passed maintains its state (public and private members), and the compiler implicitly changes the class to use either the host-side or device-side methods.

On the host side, the application creates the class and an equivalent memory object with the same size (using the sizeof function). It then can use the class methods to set or change values of the class members. When the class is ready, the application uses a standard buffer API to move the class to the device (either Unmap or Write), then sets the buffer object as the appropriate kernel argument and enqueues the kernel for execution. When the kernel finishes the execution, the application can map back (or read) the buffer object into the class and continue working on it.

7.3 Additions and Changes to Section 6 - The OpenCL C Programming Language

7.3.1 Building C++ Kernels

To compile a program that contains C++ kernels and functions, the application must add the following compile option to clBuildProgramWithSource:

-x language

where language is defined as one of the following:

- clc the source language is considered to be OpenCL C, as defined in the The OpenCL Programming Language version 1.2¹.
- clc++ the source language is considered to be OpenCL C++, as defined in the following sections of the this document.

7.3.2 Classes and Derived Classes

OpenCL C is extended to support classes and derived classes as per Sections 9 and 10 of the C++ language specification, with the limitation that virtual functions and abstracts classes are not supported. The virtual keyword is reserved, and the OpenCL C++ compiler is required to report a compile time error if it is used in the input program.

This limitation restricts class definitions to be fully statically defined. There is nothing prohibiting a future version of OpenCL C++ from relaxing this restriction, pending performance implications.

A class definition can not contain any address space qualifier, either for members or for methods:

^{1.} The OpenCL Programming Language 1.2. Rev15, Khronos 2011.

```
class myClass{
   public:
      int myMethod1(){ return x;}
      void __local myMethod2(){x = 0;}
   private:
      int x;
      __local y; // illegal
};
```

The class invocation inside a kernel, however, can be either in private or local address space:

```
__kernel void myKernel()
{
    myClass c1;
    __local myClass c2;
    ...
}
```

Classes can be passed as arguments to kernels, by defining a buffer object at the size of the class, and using it. The device invokes the adequate devicespecific methods, and accesses the class members passed from the host.

OpenCL C kernels (defined with __kernel) may not be applied to a class constructor, destructor, or method, except in the case that the class method is defined static and thus does not require object construction to be invoked.

7.3.3 Namespaces

Namespaces are support without change as per [1].

7.3.4 Overloading

As defined in of the C++ language specification, when two or more different declarations are specified for a single name in the same scope, that name is said to be overloaded. By extension, two declarations in the same scope that declare the same name but with different types are called overloaded declarations. Only kernel and function declarations can be overloaded, not object and type declarations.

As per of the C++ language specification, there are a number of restrictions as to how functions can be overloaded; these are defined formally in Section 13 of the C++ language specification. Note that kernels and functions cannot be overloaded by return type.

Also, the rules for well-formed programs as defined by Section 13 of the C++ language specification are lifted to apply to both kernel and function declarations.

The overloading resolution is per Section 13.1 of the C++ language specification, but extended to account for vector types. The algorithm for "best viable function", Section 13.3.3 of the C++ language specification, is extended for vector types by inducing a partial-ordering as a function of the partial-ordering of its elements. Following the existing rules for vector types in the OpenCL 1.2 specification, explicit conversion between vectors is not allowed. (This reduces the number of

possible overloaded functions with respect to vectors, but this is not expected to be a particular burden to developers because explicit conversion can always be applied at the point of function evocation.)

For overloaded kernels, the following syntax is used as part of the kernel name:

```
foo(type_1, ..., type_n)
```

where $type_1, \ldots, type_n$ must be either an OpenCL scalar or vector type, or can be a user-defined type that is allocated in the same source file as the kernel foo.

To allow overloaded kernels, use the following syntax:

```
__attribute__((mangled_name(myMangledName)))
```

The kernel mangled_name is used as a parameter to pass to the clCreateKernel() API. This mechanism is needed to allow overloaded kernels without changing the existing OpenCL kernel creation API.

7.3.5 Templates

OpenCL C++ provides unrestricted support for C++ templates, as defined in Section 14 of the C++ language specification. The arguments to templates are extended to allow for all OpenCL base types, including vectors and pointers qualified with OpenCL C address spaces (i.e. __global, __local, __private, and __constant).

OpenCL C++ kernels (defined with __kernel) can be templated and can be called from within an OpenCL C (C++) program or as an external entry point (from the host).

For kernel templates, the following syntax is used as part of the kernel name (assuming a kernel called foo):

```
foo < type_1, ..., type_n >
```

where $\mathsf{type}_1, \ldots, \mathsf{type}_n$ must be either OpenCL scalar or vector type, or can be a user-defined type that is allocated in the same source file as the kernel foo. In this case a kernel is both overloaded and templated:

```
foo < type_1, ..., type_n > (type_{n+1}, ..., type_m)
```

Note that here overloading resolution is done by first matching non-templated arguments in order of appearance in the definition, then substituting template parameters. This allows intermixing of template and non-template arguments in the signature.

To support template kernels, the same mechanism for kernel overloading is used. Use the following syntax:

```
__attribute__((mangled_name(myMangledName)))
```

The kernel mangled_name is used as a parameter to passed to the clCreateKernel() API. This mechanism is needed to allow template kernels

without changing the existing OpenCL kernel creation API. An implementation is not required to detect name collision with the user-specified kernel_mangled names involved.

7.3.6 Exceptions

Exceptions, as per Section 15 of the C++ language specification, are not supported. The keywords try, catch, and throw are reserved, and the OpenCL C++ compiler must produce a static compile time error if they are used in the input program.

7.3.7 Libraries

Support for the general utilities library, as defined in Sections 20-21 of the C++ language specification, is not provided. The standard C++ libraries and STL library are not supported.

7.3.8 Dynamic Operation

Features related to dynamic operation are not supported:

- the virtual modifier.
 OpenCL C++ prohibits the use of the virtual modifier. Thus, virtual member functions and virtual inheritance are not supported.
- Dynamic cast that requires runtime check.
- Dynamic storage allocation and deallocation.

7.4 Examples

7.4.1 Passing a Class from the Host to the Device and Back

The class definition must be the same on the host code and the device code, besides the members' type in the case of vectors. If the class includes vector data types, the definition must conform to the table that appears on Section 6.1.2 of the OpenCL Programming Specification 1.2, Corresponding API type for OpenCL Language types.

Example Kernel Code

7-6

Example Host Code

```
Class Test
   setX (int value);
   private:
   int x;
MyFunc ()
   tempClass = new(Test);
   ... // Some OpenCL startup code - create context, queue, etc.
                        cl_mem classObj = clCreateBuffer(context,
                        CL_MEM_USE_HOST_PTR, sizeof(Test),
                        &tempClass, event);
   clEnqueueMapBuffer(...,classObj,...);
   tempClass.setX(10);
   clEnqueueUnmapBuffer(...,classObj,...); //class is passed to the Device
   clEnqueueNDRange(..., fooKernel, ...);
   clEnqueueMapBuffer(...,classObj,...); //class is passed back to the Host
}
```

7.4.2 Kernel Overloading

This example shows how to define and use mangled_name for kernel overloading, and how to choose the right kernel from the host code. Assume the following kernels are defined:

```
__attribute__((mangled_name(testAddFloat4))) kernel void
testAdd(global float4 * src1, global float4 * src2, global float4 * dst)
{
   int tid = get_global_id(0);
   dst[tid] = src1[tid] + src2[tid];
}
__attribute__((mangled_name(testAddInt8))) kernel void
   testAdd(global int8 * src1, global int8 * src2, global int8 * dst)
{
   int tid = get_global_id(0);
   dst[tid] = src1[tid] + src2[tid];
}
```

The names testAddFloat4 and testAddInt8 are the external names for the two kernel instants. When calling clCreateKernel, passing one of these kernel names leads to the correct overloaded kernel.

7.4 Examples 7-7

7.4.3 Kernel Template

This example defines a kernel template, testAdd. It also defines two explicit instants of the kernel template, testAddFloat4 and testAddInt8. The names testAddFloat4 and testAddInt8 are the external names for the two kernel template instants that must be used as parameters when calling to the clCreateKernel API.

```
template <class T>
    kernel void testAdd(global T * src1, global T * src2, global T * dst)
{
    int tid = get_global_id(0);
    dst[tid] = src1[tid] + src2[tid];
}

template __attribute__((mangled_name(testAddFloat4))) kernel void
    testAdd(global float4 * src1, global float4 * src2, global float4 * dst);

template __attribute__((mangled_name(testAddInt8))) kernel void
    testAdd(global int8 * src1, global int8 * src2, global int8 * dst);
```

Appendix A OpenCL Optional Extensions

The OpenCL extensions are associated with the devices and can be queried for a specific device. Extensions can be queried for platforms also, but that means that all devices in the platform support those extensions.

Table A.1, on page A-15, lists the supported extensions.

A.1 Extension Name Convention

The name of extension is standardized and must contain the following elements without spaces in the name (in lower case):

- cl_khr_<extension_name> for extensions approved by Khronos Group. For example: cl_khr_fp64.
- cl_ext_<extension_name> for extensions provided collectively by multiple vendors. For example: cl_ext_device_fission.
- cl_<vendor_name>_<extension_name> for extension provided by a specific vendor. For example: cl_amd_media_ops.

The OpenCL Specification states that all API functions of the extension must have names in the form of cl<FunctionName>KHR, cl<FunctionName>EXT, or cl<FunctionName><VendorName>. All enumerated values must be in the form of CL_<enum_name>_KHR, CL_<enum_name>_EXT, or CL_<enum_name>_<VendorName>.

A.2 Querying Extensions for a Platform

To query supported extensions for the OpenCL platform, use the <code>clGetPlatformInfo()</code> function, with the <code>param_name</code> parameter set to the enumerated value <code>CL_PLATFORM_EXTENSIONS</code>. This returns the extensions as a character string with extension names separated by spaces. To find out if a specific extension is supported by this platform, search the returned string for the required substring.

A.3 Querying Extensions for a Device

To get the list of devices to be queried for supported extensions, use one of the following:

- Query for available platforms using clGetPlatformIDs(). Select one, and query for a list of available devices with clGetDeviceIDs().
- For a specific device type, call clCreateContextFromType(), and query a
 list of devices by calling clGetContextInfo() with the param_name
 parameter set to the enumerated value CL_CONTEXT_DEVICES.

After the device list is retrieved, the extensions supported by each device can be queried with function call <code>clGetDeviceInfo()</code> with parameter <code>param_name</code> being set to enumerated value <code>CL_DEVICE_EXTENSIONS</code>.

The extensions are returned in a char string, with extension names separated by a space. To see if an extension is present, search the string for a specified substring.

A.4 Using Extensions in Kernel Programs

There are special directives for the OpenCL compiler to enable or disable available extensions supported by the OpenCL implementation, and, specifically, by the OpenCL compiler. The directive is defined as follows.

```
#pragma OPENCL EXTENSION <extention_name> : <behavior>
#pragma OPENCL EXTENSION all: <behavior>
```

The <extension_name> is described in Section A.1, "Extension Name Convention.". The second form allows to address all extensions at once.

The <behavior> token can be either:

- enable the extension is enabled if it is supported, or the error is reported
 if the specified extension is not supported or token "all" is used.
- disable the OpenCL implementation/compiler behaves as if the specified extension does not exist.
- all only core functionality of OpenCL is used and supported, all extensions
 are ignored. If the specified extension is not supported then a warning is
 issued by the compiler.

The order of directives in #pragma OPENCL EXTENSION is important: a later directive with the same extension name overrides any previous one.

The initial state of the compiler is set to ignore all extensions as if it was explicitly set with the following directive:

```
#pragma OPENCL EXTENSION all : disable
```

This means that the extensions must be explicitly enabled to be used in kernel programs.

Each extension that affects kernel code compilation must add a defined macro with the name of the extension. This allows the kernel code to be compiled differently, depending on whether the extension is supported and enabled, or not. For example, for extension cl_khr_fp64 there should be a #define directive for macro cl khr fp64, so that the following code can be preprocessed:

```
#ifdef cl_khr_fp64
    // some code
#else
    // some code
#endif
```

A.5 Getting Extension Function Pointers

Use the following function to get an extension function pointer.

```
void* clGetExtensionFunctionAddress(const char* FunctionName).
```

This returns the address of the extension function specified by the FunctionName string. The returned value must be appropriately cast to a function pointer type, specified in the extension spec and header file.

A return value of NULL means that the specified function does not exist in the CL implementation. A non-NULL return value does not guarantee that the extension function actually exists – queries described in sec. 2 or 3 must be done to ensure the extension is supported.

The clGetExtensionFunctionAddress() function cannot be used to get core API function addresses.

A.6 List of Supported Extensions that are Khronos-Approved

Supported extensions approved by the Khronos Group are:

- cl_khr_global_int32_base_atomics basic atomic operations on 32-bit integers in global memory.
- cl_khr_global_int32_extended_atomics extended atomic operations on 32-bit integers in global memory.
- cl_khr_local_int32_base_atomics basic atomic operations on 32-bit integers in local memory.
- cl_khr_local_int32_extended_atomics extended atomic operations on 32-bit integers in local memory.
- cl_khr_int64_base_atomics basic atomic operations on 64-bit integers in both global and local memory.
- cl_khr_int64_extended_atomics extended atomic operations on 64-bit integers in both global and local memory.

- cl_khr_3d_image_writes supports kernel writes to 3D images.
- cl_khr_byte_addressable_store this eliminates the restriction of not allowing writes to a pointer (or array elements) of types less than 32-bit wide in kernel program.
- cl_khr_gl_sharing allows association of OpenGL context or share group with CL context for interoperability.
- cl_khr_icd the OpenCL Installable Client Driver (ICD) that lets developers select from multiple OpenCL runtimes which may be installed on a system. This extension is automatically enabled as of SDK v2 for AMD Accelerated Parallel Processing.
- cl_khr_d3d10_sharing allows association of D3D10 context or share group with CL context for interoperability.

A.7 cl_ext Extensions

• cl_ext_device_fission - Support for device fission in OpenCL™. For more information about this extension, see:

http://www.khronos.org/registry/cl/extensions/ext/cl_ext_device_fission.txt

A.8 AMD Vendor-Specific Extensions

This section describes the AMD vendor-specific extensions.

A.8.1 cl_amd_fp64

Before using double data types, double-precision floating point operators, and/or double-precision floating point routines in OpenCL™ C kernels, include the #pragma OPENCL EXTENSION cl_amd_fp64 : enable directive. See Table A.1 for a list of supported routines.

A.8.2 cl amd vec3

This extension adds support for vectors with three elements: float3, short3, char3, etc. This data type was added to OpenCL 1.1 as a core feature. For more details, see section 6.1.2 in the OpenCL 1.1 or OpenCL 1.2 spec.

A.8.3 cl_amd_device_persistent_memory

This extension adds support for the new buffer and image creation flag CL_MEM_USE_PERSISTENT_MEM_AMD. Buffers and images allocated with this flag reside in host-visible device memory. This flag is mutually exclusive with the flags CL_MEM_ALLOC_HOST_PTR and CL_MEM_USE_HOST_PTR.

A.8.4 cl_amd_device_attribute_query

This extension provides a means to query AMD-specific device attributes. To enable this extension, include the #pragma OPENCL EXTENSION cl_amd_device_attribute_query : enable directive. Once the extension is enabled, and the clGetDeviceInfo parameter param_name> is set to CL_DEVICE_PROFILING_TIMER_OFFSET_AMD, the offset in nano-seconds between an event timestamp and Epoch is returned.

A.8.4.1 cl_device_profiling_timer_offset_amd

This query enables the developer to get the offset between event timestamps in nano-seconds. To use it, compile the kernels with the #pragma OPENCL EXTENSION cl_amd_device_attribute_query : enable directive. For kernels complied with this pragma, calling clGetDeviceInfo with cpram_name> set to CL_DEVICE_PROFILING_TIMER_OFFSET_AMD returns the offset in nano-seconds between event timestamps.

A.8.4.2 cl_amd_device_topology

This query enables the developer to get a description of the topology used to connect the device to the host. Currently, this query works only in Linux. Calling clGetDeviceInfo with clGetDeviceInfo with clpeviceInfo with clpeviceInfo with clpeviceInfo with clpeviceInfo with clpeviceInfo with clpeviceInfo set to CL_DEVICE_TOPOLOGY_AMD returns the following 32-bytes union of structures.

```
typedef union
{
    struct { cl_uint type; cl_uint data[5]; } raw;
    struct { cl_uint type; cl_char unused[17]; cl_char bus; cl_char device; cl_char function; } pcie; } cl_device_topology_amd;
```

The type of the structure returned can be queried by reading the first unsigned int of the returned data. The developer can use this type to cast the returned union into the right structure type.

Currently, the only supported type in the structure above is PCIe (type value = 1). The information returned contains the PCI Bus/Device/Function of the device, and is similar to the result of the lspci command in Linux. It enables the developer to match between the OpenCL device ID and the physical PCI connection of the card.

A.8.4.3 cl amd device board name

This query enables the developer to get the name of the GPU board and model of the specific device. Currently, this is only for GPU devices.

A.8.5 cl_amd_compile_options

This extension adds the following options, which are not part of the OpenCL specification.

- -g This is an experimental feature that lets you use the GNU project debugger, GDB, to debug kernels on x86 CPUs running Linux or cygwin/minGW under Windows. For more details, see Chapter 3, "Debugging OpenCL." This option does not affect the default optimization of the OpenCL code.
- -00 Specifies to the compiler not to optimize. This is equivalent to the OpenCL standard option -cl-opt-disable.
- -f[no-]bin-source Does [not] generate OpenCL source in the .source section. For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-llvmir Does [not] generate LLVM IR in the .llvmir section.
 For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-amdil Does [not] generate AMD IL in the .amdil section.
 For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."
- -f[no-]bin-exe Does [not] generate the executable (ISA) in .text section.
 For more information, see Appendix E, "OpenCL Binary Image Format (BIF) v2.0."

To avoid source changes, there are two environment variables that can be used to change CL options during the runtime.

- AMD_OCL_BUILD_OPTIONS Overrides the CL options specified in clBuildProgram().
- AMD_OCL_BUILD_OPTIONS_APPEND Appends options to the options specified in clBuildProgram().

A.8.6 cl_amd_offline_devices

To generate binary images offline, it is necessary to access the compiler for every device that the runtime supports, even if the device is currently not installed on the system. When, during context creation, CL_CONTEXT_OFFLINE_DEVICES_AMD is passed in the context properties, all supported devices, whether online or offline, are reported and can be used to create OpenCL binary images.

A.8.7 cl amd event callback

This extension provides the ability to register event callbacks for states other than <code>cl_complete</code>. The full set of event states are allowed: <code>cl_queued</code>, <code>cl_submitted</code>, and <code>cl_running</code>. This extension is enabled automatically and does not need to be explicitly enabled through <code>#pragma</code> when using the SDK v2 of AMD Accelerated Parallel Processing.

A.8.8 cl_amd_popent

This extension introduces a "population count" function called popent. This extension was taken into core OpenCL 1.2, and the function was renamed popeount. The core 1.2 popeount function (documented in section 6.12.3 of the OpenCL Specification) is identical to the AMD extension popent function.

A.8.9 cl_amd_media_ops

This extension adds the following built-in functions to the OpenCL language. Note: For OpenCL scalar types, n = 1; for vector types, it is $\{2, 4, 8, \text{ or } 16\}$.

Note: in the following, **n** denotes the size, which can be 1, 2, 4, 8, or 16; [i] denotes the indexed element of a vector, designated 0 to **n**-1.

```
Built-in function: amd_pack
   uint amd pack(float4 src)
    Return value
   ((((uint)src[0]) \& 0xFF) << 0) +
   ((((uint)src[1]) & 0xFF) << 8) +
   ((((uint)src[2]) \& 0xFF) << 16) +
   ((((uint)src[3]) & 0xFF) << 24)
Built-in function: amd_unpack0
   floatn
            amd_unpack0 (uintn src)
    Return value for each vector component
   (float)(src[i] & 0xFF)
Built-in function: amd unpack1
   floatn
            amd_unpack1 (uintn src)
    Return value for each vector component
   (float)((src[i] >> 8) & 0xFF)
Built-in function: amd unpack2
   floatn
            amd_unpack2 (uintn src)
    Return value for each vector component
   (float)((src[i] >> 16) & 0xFF)
Built-in function: amd_unpack3
   floatn amd_unpack3(uintn src)
    Return value for each vector component
```

```
(float)((src[i] >> 24) & 0xFF)
                                                      Built-in function: amd_bitalign
                                                                    uintn amd_bitalign (uintn src0, uintn src1, uintn src2)
                                                                     Return value for each vector component
                                                                    (uint) ((((((long)src0[i]) << 32) | (long)src1[i]) >> (src2[i] & 31))
                                                      Built-in function: amd bytealign
                                                                    uintn amd_bytealign (uintn src0, uintn src1, uintn src2)
                                                                     Return value for each vector component
                                                              (uint) (((((long)src0[i]) << 32) | (long)src1[i]) >> ((src2[i] & 3)*8))
                                                      Built-in function: amd lerp
                                                                    uintn amd_lerp (uintn src0, uintn src1, uintn src2)
                                                                     Return value for each vector component
  ((((((src0[i] >> 0) \& 0xFF) + ((src1[i] >> 0) \& 0xFF) + ((src2[i] >> 0) \& 1)) >> 1) << 0) + ((src0[i] >> 0) & 0xFF) + ((src0[i] >> 0) & (src0[i] >
  (((((src0[i] >> 8) \& 0xFF) + ((src1[i] >> 8) \& 0xFF) + ((src2[i] >> 8) \& 1)) >> 1) << 8) + ((src0[i] >> 8) & 0xFF) + ((src0[i] >> 8) & (src0[i] >> 8) + ((src0[i] >> 8) + ((src0[i] >> 8) + ((src0[i] >> 8) + ((src0[i] >> 8) +
(((((src0[i] >> 16) \& 0xFF) + ((src1[i] >> 16) \& 0xFF) + ((src2[i] >> 16) \& 1)) >> 1) << 16) +
((((((src0[i] >> 24) \& 0xFF) + ((src1[i] >> 24) \& 0xFF) + ((src2[i] >> 24) \& 1)) >> 1) << 24);
                                                      Built-in function: amd sad
                                                                    uintn amd_sad (uintn src0, uintn src1, uintn src2)
                                                                     Return value for each vector component
                                                                    src2[i] +
                                                                   abs(((src0[i] >> 24) \& 0xFF) - ((src1[i] >> 24) \& 0xFF));
                                                      Built-in function: amd sad4
                                                                    uint amd_sad4 (uint4 a, uint4 b, uint c)
                                                                    Return value for each vector component
                                                                   abs(((src0[i] >> 16) & 0xFF) - ((src1[i] >> 16) & 0xFF)) +
                                                                    abs(((src0[i] >> 24) & 0xFF) - ((src1[i] >> 24) & 0xFF));
```

Built-in function: amd_sadhi

```
uintn amd_sadhi (uintn src0, uintn src1, uintn src2)
```

Return value for each vector component

For more information, see:

http://www.khronos.org/registry/cl/extensions/amd/cl_amd_media_ops.txt

A.8.10 cl_amd_media_ops2

This extension adds further built-in functions to those of cl_amd_media_ops. When enabled, it adds the following built-in functions to the OpenCL language.

Note: type n denotes an open scalar type { n = 1 } and vector types { n = 2, 4, 8, 16 }.

Built-in Function: uintn amd_msad (uintn src0, uintn src1, uintn src2)

Description:

```
uchar4 src0u8 = as_uchar4(src0.s0);
uchar4 src1u8 = as_uchar4(src1.s0);
dst.s0 = src2.s0 +
   ((src1u8.s0 == 0) ? 0 : abs(src0u8.s0 - src1u8.s0)) +
   ((src1u8.s1 == 0) ? 0 : abs(src0u8.s1 - src1u8.s1)) +
   ((src1u8.s2 == 0) ? 0 : abs(src0u8.s2 - src1u8.s2)) +
   ((src1u8.s3 == 0) ? 0 : abs(src0u8.s3 - src1u8.s3));
```

A similar operation is applied to other components of the vectors.

Built-in Function: ulong n amd_qsad (ulong n src0, uint n src1, ulong n src2)

Description:

```
uchar8 src0u8 = as_uchar8(src0.s0);
ushort4 src2u16 = as_ushort4(src2.s0);
ushort4 dstu16;
dstu16.s0 = amd_sad(as_uint(src0u8.s0123), src1.s0, src2u16.s0);
dstu16.s1 = amd_sad(as_uint(src0u8.s1234), src1.s0, src2u16.s1);
dstu16.s2 = amd_sad(as_uint(src0u8.s2345), src1.s0, src2u16.s2);
dstu16.s3 = amd_sad(as_uint(src0u8.s3456), src1.s0, src2u16.s3);
dst.s0 = as_uint2(dstu16);
```

A similar operation is applied to other components of the vectors.

Built-in Function:

```
ulong\mathbf{n} amd_mqsad (ulong\mathbf{n} src0, uint\mathbf{n} src1, ulong\mathbf{n} src2)
```

Description:

```
uchar8 src0u8 = as_uchar8(src0.s0);
ushort4 src2u16 = as_ushort4(src2.s0);
ushort4 dstu16;
dstu16.s0 = amd_msad(as_uint(src0u8.s0123), src1.s0, src2u16.s0);
dstu16.s1 = amd_msad(as_uint(src0u8.s1234), src1.s0, src2u16.s1);
dstu16.s2 = amd_msad(as_uint(src0u8.s2345), src1.s0, src2u16.s2);
dstu16.s3 = amd_msad(as_uint(src0u8.s2345), src1.s0, src2u16.s3);
dst.s0 = as_uint2(dstu16);
```

A similar operation is applied to other components of the vectors.

Built-in Function: uintn amd_sadw (uintn src0, uintn src1, uintn src2)

Description:

```
ushort2 src0ul6 = as_ushort2(src0.s0);
ushort2 src1ul6 = as_ushort2(src1.s0);
dst.s0 = src2.s0 +
   abs(src0ul6.s0 - src1ul6.s0) +
   abs(src0ul6.s1 - src1ul6.s1);
```

A similar operation is applied to other components of the vectors.

Built-in Function: uintn amd_sadd (uintn src0, uintn src1, uintn src2)

Description:

```
dst.s0 = src2.s0 + abs(src0.s0 - src1.s0);
```

A similar operation is applied to other components of the vectors.

Built-in Function: uintn amd_bfm (uintn src0, uintn src1)

Description:

```
dst.s0 = ((1 << (src0.s0 & 0x1f)) - 1) << (src1.s0 & 0x1f);
```

A similar operation is applied to other components of the vectors.

Built-in Function: uintn amd_bfe (uintn src0, uintn src1, uintn src2)

Description:

NOTE: The >> operator represents a logical right shift.

```
offset = src1.s0 & 31;
width = src2.s0 & 31;
if width = 0
   dst.s0 = 0;
else if (offset + width) < 32
   dst.s0 = (src0.s0 << (32 - offset - width)) >> (32 - width);
else
   dst.s0 = src0.s0 >> offset;
```

A similar operation is applied to other components of the vectors.

Built-in Function: intn amd_bfe (intn src0, uintn src1, uintn src2)

Description:

NOTE: operator >> represent an arithmetic right shift.

```
offset = src1.s0 & 31;
width = src2.s0 & 31;
if width = 0
   dst.s0 = 0;
else if (offset + width) < 32
   dst.s0 = src0.s0 << (32-offset-width) >> 32-width;
else
   dst.s0 = src0.s0 >> offset;
```

A similar operation is applied to other components of the vectors.

Built-in Function:

```
intn amd_median3 (intn src0, intn src1, intn src2)
uintn amd_median3 (uintn src0, uintn src1, uintn src2)
floatn amd_median3 (floatn src0, floatn src1, floatn src2)
```

Description:

Returns median of src0, src1, and src2.

Built-in Function:

```
intn amd_min3 (intn src0, intn src1, intn src2)
uintn amd_min3 (uintn src0, uintn src1, uintn src2)
floatn amd_min3 (floatn src0, floatn src1, floatn src2)
```

Description:

Returns min of src0, src1, and src2.

Built-in Function:

```
intn amd_max3 (intn src0, intn src1, intn src2)
uintn amd_max3 (uintn src0, uintn src1, uintn src2)
floatn amd_max3 (floatn src0, floatn src1, floatn src2)
```

Description:

Returns max of src0, src1, and src2.

For more information, see:

http://www.khronos.org/registry/cl/extensions/amd/cl_amd_media_ops2.txt

A.8.11 cl_amd_printf

The OpenCL[™] Specification 1.1 and 1.2 support the optional AMD extension cl_amd_printf, which provides printf capabilities to OpenCL C programs. To use this extension, an application first must include

#pragma OPENCL EXTENSION cl_amd_printf : enable.

```
Built-in function:
printf(__constant char * restrict format, ...);
```

This function writes output to the stdout stream associated with the host application. The format string is a character sequence that:

- is null-terminated and composed of zero and more directives,
- ordinary characters (i.e. not %), which are copied directly to the output stream unchanged, and
- conversion specifications, each of which can result in fetching zero or more arguments, converting them, and then writing the final result to the output stream.

The format string must be resolvable at compile time; thus, it cannot be dynamically created by the executing program. (Note that the use of variadic arguments in the built-in printf does not imply its use in other built-ins; more importantly, it is not valid to use printf in user-defined functions or kernels.)

The OpenCL C printf closely matches the definition found as part of the C99 standard. Note that conversions introduced in the format string with are supported with the following guidelines:

- A 32-bit floating point argument is not converted to a 64-bit double, unless the extension cl_khr_fp64 is supported and enabled, as defined in section 9.3 of the OpenCL Specification 1.1. This includes the double variants if cl_khr_fp64 is supported and defined in the corresponding compilation unit.
- 64-bit integer types can be printed using %ld / %lx / %lu.
- %lld / %llx / %llu are not supported and reserved for 128-bit integer types (long long).
- All OpenCL vector types (section 6.1.2 of the OpenCL Specification 1.1) can be explicitly passed and printed using the modifier vn, where n can be 2, 3, 4, 8, or 16. This modifier appears before the original conversion specifier for the vector's component type (for example, to print a float4 %v4f). Since vn is a conversion specifier, it is valid to apply optional flags, such as field width and precision, just as it is when printing the component types. Since a vector is an aggregate type, the comma separator is used between the components:

```
0:1, ..., n-2:n-1.
```

A.8.12 cl_amd_predefined_macros

The following macros are predefined when compiling OpenCL™ C kernels. These macros are defined automatically based on the device for which the code is being compiled.

GPU devices:

```
WinterPark
__BeaverCreek_
 Turks
 _Caicos__
__Tahiti__
___Pitcairn
 _Capeverde__
 _Cayman_
__Barts__
__Cypress_
__Juniper_
___Redwood___
 Cedar
 _ATI_RV770
ATI RV730
__ATI_RV710
 _Loveland__
 GPU
```

CPU devices:

```
__CPU__
__X86__
__X86_64__
```

Note that $_{\tt GPU}_$ or $_{\tt CPU}_$ are predefined whenever a GPU or CPU device is the compilation target.

An example kernel is provided below.

```
#pragma OPENCL EXTENSION cl_amd_printf : enable
const char* getDeviceName() {
#ifdef __Cayman_
       return "Cayman";
#elif __Barts_
        return "Barts";
#elif __Cypress_
return "Cypress";
#elif defined(_Juniper_
return "Juniper";
#elif defined(__Redwood__)
       return "Redwood";
#elif defined(__Cedar__)
       return "Cedar";
#elif defined(__ATI_RV730___)
       return "RV730";
#elif defined(__ATI_RV710_
       return "RV710";
#elif defined(__Loveland_
       return "Loveland";
#elif defined(__GPU__)
        return "GenericGPU";
#elif defined(__X86__)
        return "X86CPU";
#elif defined(__X86_64__)
```

A.8.13 cl_amd_bus_addressable_memory

This extension defines an API for peer-to-peer transfers between AMD GPUs and other PCIe device, such as third-party SDI I/O devices. Peer-to-peer transfers have extremely low latencies by not having to use the host's main memory or the CPU (see Figure A.1). This extension allows sharing a memory allocated by the graphics driver to be used by other devices on the PCIe bus (peer-to-peer transfers) by exposing a write-only bus address. It also allows memory allocated on other PCIe devices (non-AMD GPU) to be directly accessed by AMD GPUs. One possible use of this is for a video capture device to directly write into the GPU memory using its DMA.This extension is supported only on AMD FirePro™ professional graphics cards.




Figure A.1 Peer-to-Peer Transfers Using the cl_amd_bus_addressable_memory Extension

A.9 Supported Functions for cl_amd_fp64 / cl_khr_fp64

AMD OpenCL is now cl_khr_fp64-compliant on devices compliant with OpenCL 1.1 and greater. Thus, cl_amd_fp64 is now a synonym for cl_khr_fp64 on all supported devices.

A.10 Extension Support by Device

Table A.1 and Table A.2 list the extension support for selected devices.

Table A.1 **Extension Support for AMD GPU Devices 1**

	A M D APUs			A M D Radeon™ H D				
Extension	Brazos	Llano	Trinity	Tahiti ¹ , Pitcairn ² , Cape Verde ³	Turks ⁴	Cayman ⁵	Barts ⁶	Cypress ⁷
cl_khr_*_atomics (32-bit)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_ext_atomic_counters_32	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_khr_gl_sharing	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_khr_byte_addressable_store	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
d_ext_device_fission	CPU only	CPU only	CPU only	No	No	No	No	No
d_amd_device_attribute_query	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_khr_fp64	CPU only	CPU only	CPU only	Yes	Yes	Yes	No	Yes
cl_amd_fp64	CPU only	CPU only	CPU only	Yes	Yes	Yes	No	Yes
cl_amd_vec3	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Images	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_khr_d3d10_sharing	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_amd_media_ops	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_amd_printf	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_amd_popcnt	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_khr_3d_image_writes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Platform Extensions								
cl_khr_icd	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_amd_event_callback	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
cl_amd_offline_devices	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

AMD Radeon[™] HD 79XX series.
 AMD Radeon[™] HD 78XX series.
 AMD Radeon[™] HD 77XX series.
 AMD Radeon[™] HD 75XX series and AMD Radeon[™] HD 76XX series.
 AMD Radeon[™] HD 69XX series.
 AMD Radeon[™] HD 68XX series.

^{7.} ATI Radeon[™] HD 59XX series and 58XX series, AMD FirePro[™] V88XX series and V87XX series.

Note that an atomic counter is a device-level counter that can be added / decremented by different work-items, where the atomicity of the operation is guaranteed. The access to the counter is done only through add/dec built-in functions; thus, no two work-items have the same value returned in the case that a given kernel only increments or decrements the counter. (Also see http://www.khronos.org/registry/cl/extensions/ext/cl_ext_atomic_counters_32.txt.)

Table A.2 Extension Support for Older AMD GPUs and CPUs

Extension	Juniper ¹	Redwood ²	Cedar ³	x86 CPU with SSE2 or later
cl_khr_*_atomics	Yes	Yes	Yes	Yes
cl_ext_atomic_counters_32	Yes	Yes	Yes	No
cl_khr_gl_sharing	Yes	Yes	Yes	Yes
cl_khr_byte_addressable_store	Yes	Yes	Yes	Yes
cl_ext_device_fission	No	No	No	Yes
cl_amd_device_attribute_query	Yes	Yes	Yes	Yes
cl_khr_fp64	No	No	No	Yes
cl_amd_fp64 ⁴	No	No	No	Yes
cl_amd_vec3	Yes	Yes	Yes	Yes
Images	Yes	Yes	Yes	Yes ⁵
cl_khr_d3d10_sharing	Yes	Yes	Yes	Yes
cl_amd_media_ops	Yes	Yes	Yes	Yes
cl_amd_media_ops2	Yes	Yes	Yes	Yes
cl_amd_printf	Yes	Yes	Yes	Yes
cl_amd_popcnt	Yes	Yes	Yes	Yes
cl_khr_3d_image_writes	Yes	Yes	Yes	No
Platform Extensions				
cl_khr_icd	Yes	Yes	Yes	Yes
cl_amd_event_callback	Yes	Yes	Yes	Yes
cl_amd_offline_devices	Yes	Yes	Yes	Yes

ATI Radeon[™] HD 5700 series, AMD Mobility Radeon[™] HD 5800 series, AMD FirePro[™] V5800 series, AMD Mobility FirePro[™] M7820.

ATI Radeon™ HD 5600 Series, ATI Radeon™ HD 5600 Series, ATI Radeon™ HD 5500 Series, AMD Mobility Radeon™ HD 5700 Series, AMD Mobility Radeon™ HD 5600 Series, AMD FirePro™ V4800 Series, AMD FirePro™ V3800 Series, AMD Mobility FirePro™ M5800

^{3.} ATI Radeon™ HD 5400 Series, AMD Mobility Radeon™ HD 5400 Series

^{4.} Available on all devices that have double-precision, including all Southern Island devices.

^{5.} Environment variable CPU_IMAGE_SUPPORT must be set.

Appendix B The OpenCL Installable Client Driver (ICD)

The OpenCL Installable Client Driver (ICD) is part of the AMD Accelerated Parallel Processing software stack. Code written prior to SDK v2.0 must be changed to comply with OpenCL ICD requirements.

B.1 Overview

The ICD allows multiple OpenCL implementations to co-exist; also, it allows applications to select between these implementations at runtime.

Use the clGetPlatformIDs() and clGetPlatformInfo() functions to see the list of available OpenCL implementations, and select the one that is best for your requirements. It is recommended that developers offer their users a choice on first run of the program or whenever the list of available platforms changes.

A properly implemented ICD and OpenCL library is transparent to the end-user.

B.2 Using ICD

Sample code that is part of the SDK contains examples showing how to query the platform API and call the functions that require a valid platform parameter.

This is a pre-ICD code snippet.

```
context = clCreateContextFromType(
          0,
          dType,
          NULL,
          NULL,
          &status);
```

The ICD-compliant version of this code follows.

```
if (0 < numPlatforms)
        cl_platform_id* platforms = new cl_platform_id[numPlatforms];
        status = clGetPlatformIDs(numPlatforms, platforms, NULL);
        if(!sampleCommon->checkVal(status,
                                   CL_SUCCESS,
                                    "clGetPlatformIDs failed."))
            return SDK_FAILURE;
        for (unsigned i = 0; i < numPlatforms; ++i)
            char pbuf[100];
            status = clGetPlatformInfo(platforms[i],
                                        CL_PLATFORM_VENDOR,
                                        sizeof(pbuf),
                                        pbuf,
                                       NULL);
            if(!sampleCommon->checkVal(status,
                                        CL_SUCCESS,
                                        "clGetPlatformInfo failed."))
                return SDK_FAILURE;
            platform = platforms[i];
            if (!strcmp(pbuf, "Advanced Micro Devices, Inc."))
                break;
        delete[] platforms;
    }
    * If we could find our platform, use it. Otherwise pass a NULL and
get whatever the
     * implementation thinks we should be using.
    cl_context_properties cps[3] =
        CL_CONTEXT_PLATFORM,
        (cl_context_properties)platform,
    /* Use NULL for backward compatibility */
    cl_context_properties* cprops = (NULL == platform) ? NULL : cps;
    context = clCreateContextFromType(
                  cprops,
                  dType,
                  NULL,
                  NULL.
                  &status);
```

Another example of a pre-ICD code snippet follows.

```
status = clGetDeviceIDs(NULL, CL_DEVICE_TYPE_DEFAULT, 0, NULL,
&numDevices);
```

The ICD-compliant version of the code snippet is:

status = clGetDeviceIDs(platform, CL_DEVICE_TYPE_DEFAULT, 0, NULL, &numDevices);

NOTE: It is recommended that the host code look at the platform vendor string when searching for the desired OpenCL platform, instead of using the platform name string. The platform name string might change, whereas the platform vendor string remains constant for a particular vendor's implementation.

B.2 Using ICD B-3

Appendix C Compute Kernel

C.1 Differences from a Pixel Shader

Differences between a *pixel shader* and a compute kernel include: location indexing, amount of resources used on the GPU compute device, memory access patterns, cache behavior, work-item spawn rate, creation of wavefronts and groups, and newly exposed hardware features such as Local Data Store and Shared Registers. Many of these changes are based on the spawn/dispatch pattern of a compute kernel. This pattern is linear; for a pixel shader, it is a hierarchical-Z pattern. The following sections discuss the effects of this change. at the IL level.

C.2 Indexing

A primary difference between a compute kernel and a pixel shader is the indexing mode. In a pixel shader, indexing is done through the *vWinCoord* register and is directly related to the output domain (frame buffer size and geometry) specified by the user space program. This domain is usually in the Euclidean space and specified by a pair of coordinates. In a compute kernel, however, this changes: the indexing method is switched to a linear index between one and three dimensions, as specified by the user. This gives the programmer more flexibility when writing kernels.

Indexing is done through the *vaTid* register, which stands for absolute work-item id. This value is linear: from 0 to N-1, where N is the number of work-items requested by the user space program to be executed on the GPU compute device. Two other indexing variables, *vTid* and *vTgroupid*, are derived from settings in the kernel and *vaTid*.

In SDK 1.4 and later, new indexing variables are introduced for either 3D spawn or 1D spawn. The 1D indexing variables are still valid, but replaced with *vAbsTidFlat*, *vThreadGrpIdFlat*, and *vTidInGrpFlat*, respectively. The 3D versions are *vAbsTid*, *vThreadGrpId*, and *vTidInGrp*. The 3D versions have their respective positions in each dimension in the x, y, and z components. The w component is not used. If the group size for a dimension is not specified, it is an implicit 1. The 1D version has the dimension replicated over all components.

C.3 Performance Comparison

To show the performance differences between a compute kernel and a pixel shader, the following subsection show a matrix transpose program written in three ways:

- 1. A naïve pixel shader of matrix transpose.
- 2. The compute kernel equivalent.
- 3. An optimized matrix transpose using LDS to further improve performance.

C.4 Pixel Shader

The traditional naïve matrix transpose reads in data points from the (j,i)th element of input matrix in sampler and writes out at the current (i,j)th location, which is implicit in the output write. The kernel is structured as follows:

```
il_ps_2_0
dcl_input_position_interp(linear_noperspective) vWinCoord0.xy__
dcl_output_generic o0
dcl_resource_id(0)_type(2d,unnorm)_fmtx(float)_fmty(float)_fmtz(float)_fmtw(float)
sample_resource(0)_sampler(0) o0, vWinCoord0.yx
end
```

Figure C.1 shows the performance results of using a pixel shader for this matrix transpose.




Figure C.1 Pixel Shader Matrix Transpose

C.5 Compute Kernel

For the compute kernel, the kernel is structured as follows:

```
il_cs_2_0
dcl_num_threads_per_group 64
dcl_cb cb0[1]
dcl_resource_id(0)_type(2d,unnorm)_fmtx(float)_fmty(float)_fmtz(float)_fmtw(float)
umod r0.x, vAbsTidFlat.x, cb0[0].x
udiv r0.y, vAbsTidFlat.x, cb0[0].x
sample_resource(0)_sampler(0) r1, r0.yx
mov g[vAbsTidFlat.x], r1
end
```

Figure C.2 shows the performance results using a compute kernel for this matrix transpose.




Figure C.2 Compute Kernel Matrix Transpose

C.5 Compute Kernel C-3

C.6 LDS Matrix Transpose

Figure C.3 shows the performance results using the LDS for this matrix transpose.




Figure C.3 LDS Matrix Transpose

C.7 Results Comparison

Based on the graphs above, it can be seen that in most cases using the LDS to do on-chip transpose outperforms the similar pixel shader and compute kernel versions; however, a direct porting of the transpose algorithm from a pixel shader to a compute kernel does not immediately increase performance. This is because of the differences mentioned above between the pixel shader and the compute kernel. Taking advantage of the compute kernel features such as LDS can lead to a large performance gain in certain programs.

Appendix D Device Parameters

On the following pages, Table D.2 through Table D.7 provide device-specific information for AMD GPUs.

Table D.1 Parameters for 7xxx Devices

	Verde PRO	Verde XT	Pitcairn PRO	Pitcairn XT	Tahiti PRO	Tahiti XT
Product Name (AMD Radeon [™] HD)	7750	7770	7850	7870	7950	7970
Engine Speed (MHz)	800	1000	860	1000	800	925
Compute Resources						
Compute Units	8	10	16	20	28	32
Processing Elements	512	640	1024	1280	1792	2048
Peak Gflops	819	1280	1761	2560	2867	3789
Cache and Register Sizes						
# of 32b Vector Registers/CU	65536	65536	65536	65536	65536	65536
Size of Vector Registers/CU	256 kB	256 kB	256 kB	256 kB	256 kB	256 kB
LDS Size/ CU	64 kB	64 kB	64 kB	64 kB	64 kB	64 kB
LDS Banks / CU	32	32	32	32	32	32
Constant Cache / GPU	64 kB	64 kB	128 kB	128 kB	128 kB	128 kB
Max Constants / 4 CUs	16 kB	16 kB	16 kB	16 kB	16 kB	16 kB
L1 Cache Size / CU	16 kB	16 kB	16 kB	16 kB	16 kB	16 kB
L2 Cache Size / GPU	512 kB	512 kB	512 kB	512 kB	768 kB	768 kB
Peak GPU Bandwidths						
Register Read (GB/s)	4915	7680	10568	15360	17203	22733
LDS Read (GB/s)	819	1280	1761	2560	2867	3789
Constant Cache Read (GB/s)	102	160	220	320	358	474
L1 Read (GB/s)	410	640	881	1280	1434	1894
L2 Read (GB/s)	205	256	440	512	614	710
Global Memory (GB/s)	72	72	154	154	240	264
Global Limits						
Max Wavefronts / GPU	320	400	640	800	1120	1280
Max Wavefronts / CU (avg)	40	40	40	40	40	40
Max Work-Items / GPU	20480	25600	40960	51200	71680	81920
Memory				· 		·
Memory Channels	4	4	8	8	12	12
Memory Bus Width (bits)	128	128	256	256	384	384
Memory Type and Speed (MHz)	GDDR5 1125	GDDR5 1125	GDDR5 1200	GDDR5 1200	GDDR5 1250	GDDR5 1375
Frame Buffer	1 GB	1 GB	2 GB	1 GB or 2 GB	3 GB	3 GB

Table D.2 Parameters for 68xx and 69xx Devices

	Barts PRO	Barts XT	Blackcomb PRO	Cayman PRO	Cayman XT	Cayman Gemini
Product Name (AMD Radeon [™] HD)	6850	6870	6950M	6950	6970	6990
Engine Speed (MHz)	775	900	580	800	880	830 (BIOS 1, default) 880 (BIOS 2)
Compute Resources						
Compute Units	12	14	12	22	24	48
Stream Cores	192	224	192	352	384	768
Processing Elements	960	1120	960	1408	1536	3072
Peak Gflops	1488	2016	1113.6	2252.8	2703.36	5100-5407
Cache and Register Sizes						
# of Vector Registers/CU	16384	16384	16384	16384	16384	16384
Size of Vector Registers/CU	256 kB	256 kB	256 kB	256 kB	256 kB	256 kB
LDS Size/ CU	32 kB	32 kB	32 kB	32 kB	32 kB	32 kB
LDS Banks / CU	32	32	32	32	32	32
Constant Cache / GPU	32 kB	32 kB	32 kB	48 kB	48 kB	48 kB
Max Constants / CU	8 kB	8 kB	8 kB	8 kB	8 kB	8 kB
L1 Cache Size / CU	8 kB	8 kB	8 kB	8 kB	8 kB	8 kB
L2 Cache Size / GPU	512 kB	512 kB	512 kB	512 kB	512 kB	512 kB
Peak GPU Bandwidths						
Register Read (GB/s)	7142	9677	5345	13517	16220	30597-32440
LDS Read (GB/s)	1190	1613	891	2253	2703	5100-5407
Constant Cache Read (GB/s)	2381	3226	1782	4506	5407	10199-10813
L1 Read (GB/s)	595	806	445	1126	1352	2550-2703
L2 Read (GB/s)	397	461	297	410	451	850-901
Global Memory (GB/s)	128	134	115	160	176	320
Global Limits						
Max Wavefronts / GPU	496	496	496	512	512	512
Max Wavefronts / CU (avg)	41.3	35.4	41.3	23.3	21.3	21.3
Max Work-Items / GPU	31744	31744	31744	32768	32768	32768
Memory	·					
Memory Channels	8	8	8	8	8	8
Memory Bus Width (bits)	256	256	256	256	256	512
Memory Type and Speed (MHz)	GDDR5 1000	GDDR5 1050	GDDR5 900	GDDR5 1250	GDDR5 1375	GDDR5 1250
Frame Buffer	1 GB	1 GB	1 GB	1 GB or 2 GB	2 GB	4 GB total

Table D.3 Parameters for 65xx, 66xx, and 67xx Devices

	Turks PRO	Turks XT	Whistler LP	Whistler PRO	Whistler XT	Barts LE
Product Name (AMD Radeon [™] HD)	6570	6670	6730M	6750M	6770M	6790
Engine Speed (MHz)	650	800	485	600	725	840
Compute Resources						
Compute Units	6	6	6	6	6	10
Stream Cores	96	96	96	96	96	160
Processing Elements	480	480	480	480	480	800
Peak Gflops	624	768	465.6	576	696	1344
Cache and Register Sizes						
# of Vector Registers/CU	16384	16384	16384	16384	16384	16384
Size of Vector Registers/CU	256 kB	256 kB	256 kB	256 kB	256 kB	256 kB
LDS Size/ CU	32 kB	32 kB	32 kB	32 kB	32 kB	32 kB
LDS Banks / CU	32	32	32	32	32	32
Constant Cache / GPU	16 kB	16 kB	16 kB	16 kB	16 kB	32 kB
Max Constants / CU	8 kB	8 kB	8 kB	8 kB	8 kB	8 kB
L1 Cache Size / CU	8 kB	8 kB	8 kB	8 kB	8 kB	8 kB
L2 Cache Size / GPU	256 kB	256 kB	256 kB	256 kB	256 kB	512 kB
Peak GPU Bandwidths						
Register Read (GB/s)	2995	3686	2235	2765	3341	6451
LDS Read (GB/s)	499	614	372	461	557	1075
Constant Cache Read (GB/s)	998	1229	745	922	1114	2150
L1 Read (GB/s)	250	307	186	230	278	538
L2 Read (GB/s)	166	205	124	154	186	430
Global Memory (GB/s)	29 to 64	64	26 to 38	29 to 58	29 to 58	134
Global Limits						
Max Wavefronts / GPU	248	248	248	248	248	496
Max Wavefronts / CU (avg)	41.3	41.3	41.3	41.3	41.3	49.6
Max Work-Items / GPU	15872	15872	15872	15872	15872	31744
Memory						
Memory Channels	4	4	4	4	4	8
Memory Bus Width (bits)	128	128	128	128	128	256
Memory Type and Speed (MHz)	GDDR5, 1000; or DDR3, 900	GDDR5 1000	GDDR5, 600; or DDR3, 800	GDDR5, 800; or DDR3, 900	GDDR5, 900; or DDR3, 900	GDDR5 1050
Frame Buffer	512 MB or 1 GB for GDDR5; 1 or 2 GB for DDR3	512 MB or 1 GB	256 MB	1 GB	1 GB or 2 GB	1 GB

Table D.4 Parameters for 64xx Devices

	Seymour LP	Seymour PRO	Caicos	Seymour XT	Seymour XTX
Product Name (AMD Radeon [™] HD)	6430M	6450M	6450	6470M	6490M
Engine Speed (MHz)	480	600	625 to 750	700 to 750	800
Compute Resources					
Compute Units	2	2	2	2	2
Stream Cores	32	32	32	32	32
Processing Elements	160	160	160	160	160
Peak Gflops	153.6	192	200 to 240	224 to 240	256
Cache and Register Sizes					
# of Vector Registers/CU	16384	16384	16384	16384	16384
Size of Vector Registers/CU	256 kB	256 kB	256 kB	256 kB	256 kB
LDS Size/ CU	32 kB	32 kB	32 kB	32 kB	32 kB
LDS Banks / CU	32	32	32	32	32
Constant Cache / GPU	4 kB	4 kB	4 kB	4 kB	4 kB
Max Constants / CU	8 kB	8 kB	8 kB	8 kB	8 kB
L1 Cache Size / CU	8 kB	8 kB	8 kB	8 kB	8 kB
L2 Cache Size / GPU	128 kB	128 kB	128 kB	128 kB	128 kB
Peak GPU Bandwidths					
Register Read (GB/s)	737	922	960 to 1152	1075 to 1152	1229
LDS Read (GB/s)	123	154	160 to 192	179 to 192	205
Constant Cache Read (GB/s)	246	307	320 to 384	358 to 384	410
L1 Read (GB/s)	61	77	80 to 96	90 to 96	102
L2 Read (GB/s)	61	77	80 to 96	90 to 96	102
Global Memory (GB/s)	13	13	13 to 29	14 to 26	14 to 26
Global Limits					
Max Wavefronts / GPU	192	192	192	192	192
Max Wavefronts / CU (avg)	96.0	96.0	96.0	96.0	96.0
Max Work-Items / GPU	12288	12288	12288	12288	12288
Memory					
Memory Channels	2	2	2	2	2
Memory Bus Width (bits)	64	64	64	64	64
Memory Type and Speed (MHz)	DDR3 800	DDR3 800	GDDR5, 800 - 900; or DDR3, 800	GDDR5, 800; or DDR3, 900	GDDR5, 800; or DDR3, 900
Frame Buffer	512 MB	1 GB	512 MB or 1 GB	512 MB or 1 GB	512 MB or 1 GB

Table D.5 Parameters for Zacate and Ontario Devices

	Ontario	Ontario	Zacate	Zacate
Product Name (AMD Radeon [™] HD)	C-30	C-50	E-240	E-350
Engine Speed (MHz)	277	276	500	492
Compute Resources				
Compute Units	2	2	2	2
Stream Cores	16	16	16	16
Processing Elements	80	80	80	80
Peak Gflops	44.32	44.16	80	78.72
Cache and Register Sizes				
# of Vector Registers/CU	8192	8192	8192	8192
Size of Vector Registers/CU	128 kB	128 kB	128 kB	128 kB
LDS Size/ CU	32 kB	32 kB	32 kB	32 kB
LDS Banks / CU	16	16	16	16
Constant Cache / GPU	4 kB	4 kB	4 kB	4 kB
Max Constants / CU	8 kB	8 kB	8 kB	8 kB
L1 Cache Size / CU	8 kB	8 kB	8 kB	8 kB
L2 Cache Size / GPU	64 kB	64 kB	64 kB	64 kB
Peak GPU Bandwidths				
Register Read (GB/s)	213	212	384	378
LDS Read (GB/s)	35	35	64	63
Constant Cache Read (GB/s)	71	71	128	126
L1 Read (GB/s)	35	35	64	63
L2 Read (GB/s)	35	35	64	63
Global Memory (GB/s)	9	9	9	9
Global Limits				
Max Wavefronts / GPU	192	192	192	192
Max Wavefronts / CU (avg)	96.0	96.0	96.0	96.0
Max Work-Items / GPU	6144	6144	6144	6144
Memory				
Memory Channels	2	2	2	2
Memory Bus Width (bits)	64	64	64	64
Memory Type and Speed (MHz)	DDR3 533	DDR3 533	DDR3 533	DDR3 533
Frame Buffer	Shared Memory	Shared Memory	Shared Memory	Shared Memory

Table D.6 Parameters for 56xx, 57xx, 58xx, Eyfinity6, and 59xx Devices

	Redwood XT	Juniper LE	Juniper XT	Cypress LE	Cypress PRO	Cypress XT	Hemlock
Product Name (ATI Radeon [™] HD)	5670	5750	5770	5830	5850	5870	5970
Engine Speed (MHz)	775	700	850	800	725	850	725
Compute Resources							
Compute Units	5	9	10	14	18	20	40
Stream Cores	80	144	160	224	288	320	640
Processing Elements	400	720	800	1120	1440	1600	3200
Peak Gflops	620	1008	1360	1792	2088	2720	4640
Cache and Register Sizes							
# of Vector Registers/CU	16384	16384	16384	16384	16384	16384	16384
Size of Vector Registers/CU	256 kB	256 kB	256 kB	256 kB	256 kB	256 kB	256 kB
LDS Size/ CU	32 k	32 k	32 k	32 k	32 k	32 k	32 k
LDS Banks / CU	16	32	32	32	32	32	32
Constant Cache / GPU	16 k	24 k	24 k	32 k	40 k	48 k	96 k
Max Constants / CU	8 k	8 k	8 k	8 k	8 k	8 k	8 k
L1 Cache Size / CU	8 k	8 k	8 k	8 k	8 k	8 k	8 k
L2 Cache Size / GPU	128 k	256 k	256 k	512 k	512 k	512 k	2 x 512 k
Peak GPU Bandwidths							
Register Read (GB/s)	2976	4838	6528	8602	10022	13056	22272
LDS Read (GB/s)	248	806	1088	1434	1670	2176	3712
Constant Cache Read (GB/s)	992	1613	2176	2867	3341	4352	7424
L1 Read (GB/s)	248	403	544	717	835	1088	1856
L2 Read (GB/s)	198	179	218	410	371	435	742
Global Memory (GB/s)	64	74	77	128	128	154	256
Global Limits							
Max Wavefronts / GPU	248	248	248	496	496	496	992
Max Wavefronts / CU (avg)	49.6	27.6	24.8	35.4	27.6	24.8	24.8
Max Work-Items / GPU	15872	15872	15872	31744	31744	31744	63488
Memory							
Memory Channels	4	4	4	8	8	8	2 x 8
Memory Bus Width (bits)	128	128	128	256	256	256	2 x 256
Memory Type and Speed (MHz)	GDDR5 1000	GDDR5 1150	GDDR5 1200	GDDR5 1000	GDDR5 1000	GDDR5 1200	GDDR5 1000
Frame Buffer	1 GB / 512 MB	1 GB / 512 MB	1 GB	1 GB	1GB	1 GB	2 x 1 GB

Table D.7 Parameters for Exxx, Cxx, 54xx, and 55xx Devices

	Zacate	Zacate	Ontario	Ontario	Cedar	Redwood PRO2	Redwood PRO
Product Name (ATI Radeon [™] HD)	E-350	E-240	C-50	C-30	5450	5550	5570
Engine Speed (MHz)	492	500	276	277	650	550	650
Compute Resources							
Compute Units	2	2	2	2	2	4	5
Stream Cores	16	16	16	16	16	64	80
Processing Elements	80	80	80	80	80	320	400
Peak Gflops	78.72	80	44.16	44.32	104	352	520
Cache and Register Sizes							
# of Vector Registers/CU	8192	8192	8192	8192	8192	16384	16384
Size of Vector Registers/CU	128 kB	256 kB	256 kB				
LDS Size/ CU	32 kB	32 kB	32 kB	32 kB	32k	32k	32k
LDS Banks / CU	16	16	16	16	16	16	16
Constant Cache / GPU	4 kB	4 kB	4 kB	4 kB	4k	16k	16k
Max Constants / CU	4 kB	4 kB	4 kB	4 kB	4k	8k	8k
L1 Cache Size / CU	8 kB	8 kB	8 kB	8 kB	8k	8k	8k
L2 Cache Size / GPU	64 kB	64 kB	64 kB	64 kB	64k	128k	128k
Peak GPU Bandwidths							
Register Read (GB/s)	378	384	212	213	499	1690	2496
LDS Read (GB/s)	63	64	35	35	83	141	208
Constant Cache Read (GB/s)	126	128	71	71	166	563	832
L1 Read (GB/s)	63	64	35	35	83	141	208
L2 Read (GB/s)	63	64	35	35	83	141	166
Global Memory (GB/s)	9	9	9	9	13	26	29
Global Limits							
Max Wavefronts / GPU	192	192	192	192	192	248	248
Max Wavefronts / CU (avg)	96.0	96.0	96.0	96.0	96.0	62.0	49.6
Max Work-Items / GPU	6144	6144	6144	6144	6144	15872	15872
Memory							
Memory Channels	2	2	2	2	2	4	4
Memory Bus Width (bits)	64	64	64	64	64	128	128
Memory Type and Speed (MHz)	DDR3 533	DDR3 533	DDR3 533	DDR3 533	DDR3 800	DDR3 800	DDR3 900
Frame Buffer	Shared Memory	Shared Memory	Shared Memory	Shared Memory	1 GB / 512 MB	1 GB / 512 MB	1 GB / 512 MB

Appendix E OpenCL Binary Image Format (BIF) v2.0

E.1 Overview

OpenCL Binary Image Format (BIF) 2.0 is in the ELF format. BIF2.0 allows the OpenCL binary to contain the OpenCL source program, the LLVM IR, and the executable. The BIF defines the following special sections:

- .source: for storing the OpenCL source program.
- .llvmir: for storing the OpenCL immediate representation (LLVM IR).
- .comment: for storing the OpenCL version and the driver version that created the binary.

The BIF can have other special sections for debugging, etc. It also contains several ELF special sections, such as:

- text for storing the executable.
- .rodata for storing the OpenCL runtime control data.
- other ELF special sections required for forming an ELF (for example: .strtab, .symtab, .shstrtab).

By default, OpenCL generates a binary that has LLVM IR, and the executable for the GPU (,.llvmir, .amdil, and .text sections), as well as LLVM IR and the executable for the CPU (.llvmir and .text sections). The BIF binary always contains a .comment section, which is a readable C string. The default behavior can be changed with the BIF options described in Section E.2, "BIF Options," page E-3.

The LLVM IR enables recompilation from LLVM IR to the target. When a binary is used to run on a device for which the original program was not generated and the original device is feature-compatible with the current device, OpenCL recompiles the LLVM IR to generate a new code for the device. Note that the LLVM IR is only universal within devices that are feature-compatible in the same device type, not across different device types. This means that the LLVM IR for the CPU is not compatible with the LLVM IR for the GPU. The LLVM IR for a GPU works only for GPU devices that have equivalent feature sets.

BIF2.0 is supported since Stream SDK 2.2.

E.1.1 Executable and Linkable Format (ELF) Header

For the ELF binary to be considered valid, the AMD OpenCL runtime expects certain values to be specified. The following header fields must be set for all binaries that are created outside of the OpenCL framework.

Table E.1 ELF Header Fields

Field	Value	Description
e_ident[EI_CLASS]	ELFCLASS32, ELFCLASS64	BIF can be either 32-bit ELF or 64bit ELF.
e_ident[EI_DATA]	ELFDATA2LSB	BIF is stored in little Endian order.
e_ident[EI_OSABI]	ELFOSABI_NONE	Not used.
e_ident[EI_ABIVERSION]	0	Not used.
e_type	ET_NONE	Not used.
e_machine	oclElfTargets Enum	CPU/GPU machine ID.
E_version	EV_CURRENT	Must be EV_CURRENT.
e_entry	0	Not used.
E_phoff	0	Not used.
e_flags	0	Not used.
E_phentsize	0	Not used.
E_phnum	0	Not used.

The fields not shown in Table E.1 are given values according to the *ELF Specification*. The e_machine value is defined as one of the oclElfTargets enumerants; the values for these are:

```
1001 + CaltargetEnum : GPU
                     2002
    e_machine =
                                              : CPU generic without SSE3
                     2003
                                              : CPU generic with SSE3
typedef enum CALtargetEnum {
                                     /**< R600 GPU ISA */
    CAL_TARGET_600 = 0,
    CAL_TARGET_610 = 1,
CAL_TARGET_630 = 2,
                                     /**< RV610 GPU ISA */
                                     /**< RV630 GPU ISA */
    CAL\_TARGET\_670 = 3,
                                    /**< RV670 GPU ISA */
                                    /**< R700 class GPU ISA */
    CAL\_TARGET\_7XX = 4,
    CAL\_TARGET\_770 = 5,
                                     /**< RV770 GPU ISA */
    CAL\_TARGET\_710 = 6,
                                     /**< RV710 GPU ISA */
                                   /**< RV730 GPU ISA */
    CAL\_TARGET\_730 = 7,
   CAL_TARGET_CYPRESS = 8, /**< CYPRESS GPU ISA */
CAL_TARGET_JUNIPER = 9, /**< JUNIPER GPU ISA */
CAL_TARGET_REDWOOD = 10, /**< REDWOOD GPU ISA */
CAL_TARGET_CEDAR= 11. /**<
                                   /**< CEDAR GPU ISA */
    CAL_TARGET_CEDAR= 11,
                                     /**< SUMO GPU ISA */
    CAL_TARGET_SUMO = 12,
    CAL TARGET SUPERSUMO =13,
                                   /**< SUPERSUMO GPU ISA */
    CAL_TARGET_WRESTLER = 14, /**< WRESTLER GPU ISA */
    CAL_TARGET_CAYMAN =15,
                                     /**< CAYMAN GPU ISA */
    CAL_TARGET_KAUAI = 16,
                                     /**< KAUAI GPU ISA */
                                   /**< BARTS GPU ISA */
    CAL_TARGET_BARTS = 17 ,
    CAL_TARGET_TURKS = 18 , /**< TURKS GPU ISA */
CAL_TARGET_CAICOS = 19 , /**< CAICOS GPU ISA */
                                   /**< TAHITI GPU ISA*/
    CAL_TARGET_TAHITI = 20,
                                     /**< PITCAIRN GPU ISA*/
    CAL_TARGET_PITCAIRN = 21,
                                     /**< CAPE VERDE GPU ISA*/
    CAL_TARGET_CAPEVERDE = 22,
    CAL TARGET DEVASTATOR = 23, /**< DEVASTATOR GPU ISA*/
                                     /**< SCRAPPER GPU ISA*/
    CAL_TARGET_SCRAPPER = 24,
    CAL_TARGET_OLAND = 25,
                                     /**< OLAND GPU ISA*/
    CAL TARGET BONAIRE = 26,
                                     /**< BONAIRE GPU ISA*/
    CAL_TARGET_KALINDI = 29,
                                     /**< KALINDI GPU ISA*/
};
```

E.1.2 Bitness

The BIF can be either 32-bit ELF format or a 64-bit ELF format. For the GPU, OpenCL generates a 32-bit BIF binary; it can read either 32-bit BIF or 64-bit BIF binary. For the CPU, OpenCL generates and reads only 32-bit BIF binaries if the host application is 32-bit (on either 32-bit OS or 64-bit OS). It generates and reads only 64-bit BIF binary if the host application is 64-bit (on 64-bit OS).

E.2 BIF Options

OpenCL provides the following options to control what is contained in the binary.

```
-f[no-]bin-source — [not] generate OpenCL source in .source section.
```

-f[no-]bin-llvmir — [not] generate LLVM IR in .llvmir section.

-f[no-]bin-exe — [not] generate the executable (ISA) in .text section.

The option syntax follows the GCC option syntax.

By default, OpenCL generates the .llvmir section, .amdil section, and .text section. The following are examples for using these options:

Example 1: Generate executable for execution:

E.2 BIF Options E-3

clBuildProgram(program, 0, NULL, "-fno-bin-llvmir -fno-bin-amdil", NULL,
NULL);

Example 2: Generate only LLVM IR:

 $\verb|clBuildProgram| (program, 0, NULL, "-fno-bin-exe -fno-bin-amdil", NULL, NULL); \\$

This binary can recompile for all the other devices of the same device type.

Appendix F Open Decode API Tutorial

F.1 Overview


This section provides a basic tutorial for using the sample program for Open Decode. The Open Decode API provides the ability to access the hardware for fixed-function decoding using the AMD Unified Video Decoder block on the GPU for decoding H.264 video.

The AMD sample Open Video Decode, provided at http://developer.amd.com/zones/OpenCLZone/pages/openclappexamples.aspx shows how to read in compressed H.264 video elementary stream frames and supporting parameters, then call the hardware decoder to decompress the video.

The following is an introduction for the Open CL programmer to start using UVD hardware; it shows how to perform a decode using the Open Video Decode API.

Open Decode allows the decompression to take place on the GPU, where the Open CL buffers reside. This lets applications perform post-processing operations on the decompressed data on the GPU prior to rendering the frames.

Figure F.1 diagrams an example of an optional Gaussian Blur operation on raw decoded-data. The video is operated on using the GPU compute shader units. The finished video then is displayed using the OpenGL rendering pipeline. Note that OpenCL post-processing takes place on buffers in GPU memory; these buffers do not have to be copied to the CPU address space.



Raw YUV Video after decode YUV data in OpenCL buffers are used by Compute Shaders without need for copying

Post-processed YUV surface is used as a texture for display

Figure F.1 Open Decode with Optional Post-Processing

The five-step process consists of initialization, context creation, session creation, decode execution, and finally session and context destruction.

F.2 Initializing

The first step in using the Open Decode is to get the *Device Info and capabilities* through OVDecodeGetDeviceInfo and OVDecodeGetDeviceCap.

OVDecodeGetDeviceInfo obtains the information about the device(s) and initializes the UVD hardware and firmware. As a result of the call to OVDecodeGetDeviceCaps, the deviceInfo data structure provides the supported output format and the compression profile. The application then can verify that these values support the requested decode. The following code snippet shows the use of OVDecodeGetDeviceInfo and OVDecodeGetDeviceCap.

F.3 Creating the Context

The second step is to create the context for the decode session within Open CL using clCreateContext (see following code snippet). The context creation (tied to OpenCL queue creation) initializes the Open Decode function pointers, callbacks, etc. Context creation also allocates buffers, such as timestamps and/or synchronization buffers needed for the decode. (See Example Code 1 on page 1-21 for clCreateContext usage.)

F.4 Creating the Session

The third step is to create the decode session using OVDecodeCreateSession. This function, as shown in the following code snippet, creates the decode driver session and performs the internal resource allocation.

From the capabilities that you have confirmed above in step 1, you now specify the decode profile (H.264) and the output format (NV12 Interleaved). The height and width also are specified. This can be obtained by parsing the data from the input stream.

```
ovdecode_profile profile = OVD_H264_HIGH_41;
ovdecode_format oFormat = OVD_NV12_INTERLEAVED_AMD;
oWidth = video_width;
oHeight = video_height;
session = OVDecodeCreateSession(
    ovdContext,
    ovDeviceID,
    profile,
    oFormat,
    oWidth,
    oHeight);
```

F.5 Decoding

Decode execution goes through OpenCL and starts the UVD decode function.

For each OpenCL command sent to the Command Queue, a unique Event_Object is returned. These Event_Objects are useful for forming synchronization points and can be placed in Event Wait Lists by the programmer. If the programmer creates an Event Wait List, each Event_Object in the list must be completed, in list order, before this command is executed.

The Create Command Queue call, clCreateCommandQueue, sets up a queue into which, later in the program, OpenCL commands are sent (for example, to run the various OpenCL kernels).

This section demonstrates how the Frame info set up can be done with the information read in from the video frame parameters.

```
slice_data_control_size = sliceNum * sizeof(ovd_slice_data_control);
    slice_data_control =
(ovd_slice_data_control*)malloc(slice_data_control_size);
    pic_parameter_2_size = sizeof(H264_picture_parameter_2);
    num_event_in_wait_list = 0;
    bitstream_data_max_size = video_width*video_height*3/2;
    bitstream_data =
(ovd_bitstream_data)malloc(bitstream_data_max_size);
```

The sample demonstrates how data can be read to provide Open Decode with the information needed. Details can be obtained by reviewing the sample routine 'ReadPictureData' to fill in the values needed to send into the OvDecodePicture.

This OVDecoePicture call performs the operation of decoding the frame and placing the output in the output surface buffer. The OVDecodepicture is called in a loop until the end of the input stream is reached.

```
OPEventHandle eventRunVideoProgram;
     OVresult res = OVDecodePicture(session,
                 &picture_parameter,
                 &pic_parameter_2,
                 pic_parameter_2_size,
                 &bitstream_data,
                 bitstream_data_read_size,
                 slice_data_control,
                 slice_data_control_size,
                 output_surface,
                 num_event_in_wait_list,
                 NULL,
                 &eventRunVideoProgram,
                 0);
Wait until the Decode session completes:
err = clWaitForEvents(1, (cl_event *)&(eventRunVideoProgram));
if(err != CL_SUCCESS)
    std::cout <<
    return false;
```

F.6 Destroying Session and Context

The final step is to release the resources and close the session. This is done by releasing all the allocated memory and structures, as well as calling OVDecodeDestroySession and clReleaseContext. These functions cause the decode session to free allocation of resources needed for the session. This frees

driver session and all internal resources; it also sets the UVD clock to idle state. The following code snippet shows how this is done.

```
err = clReleaseMemObject((cl_mem)output_surface);
bool ovdErr = OVDecodeDestroySession(session);
err = clReleaseContext((cl_context)ovdContext);
```

Appendix G OpenCL-OpenGL Interoperability

This chapter explains how to establish an association between GL context and CL context.

Please note the following guidelines.

- All devices used to create the OpenCL context associated with command_queue must support acquiring shared CL/GL objects. This constraint is enforced at context-creation time.
- clCreateContext and clCreateContextFromType fail context creation if the
 device list passed in cannot interoperate with the GL context.
 clCreateContext only permits GL-friendly device(s).
 clCreateFromContextType can only include GL-friendly device(s).
- 3. Use clGetGLContextInfoKHR to determine GL-friendly device(s) from the following parameters:
 - a. CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR only returns the device that can interoperate with the GL context.
 - b. CL_DEVICES_FOR_GL_CONTEXT_KHR includes all GL-context interoperable devices.
- 4. While it is possible to create as many GL contexts on a GPU, do not create concurrently two GL contexts for two GPUs from the same process.
- 5. For OpenGL interoperability with OpenCL, there is a strict order in which the OpenCL context is created and the texture/buffer shared allocations can be made. To use shared resources, the OpenGL application must create an OpenGL context and afterwards an OpenCL context. All resources (GL buffers and textures) created after the OpenCL context was created can be shared between OpenGL and OpenCL. If resources are allocated before the OpenCL context was created, they cannot be shared between OpenGL and OpenCL.

G.1 Under Windows

This sections discusses CL-GL interoperability for single and multiple GPU systems running under Windows.

G.1.1 Single GPU Environment

G.1.1.1 Creating CL Context from a GL Context

Use **GLUT** windowing system or Win32 API for event handling.

Using GLUT

- Use glutInit to initialize the GLUT library and negotiate a session with the windowing system. This function also processes the command line options, depending on the windowing system.
- 2. Use wglGetCurrentContext to get the current rendering GL context (HGLRC) of the calling thread.
- 3. Use wglGetCurrentDC to get the device context (HDC) that is associated with the current OpenGL rendering context of the calling thread.
- 4. Use the clGetGLContextInfoKHR (See Section 9.7 of the OpenCL Specification 1.1) function and the CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR parameter to get the device ID of the CL device associated with OpenGL context.
- 5. Use clCreateContext (See Section 4.3 of the OpenCL Specification 1.1) to create the CL context (of type cl_context).

The following code snippet shows you how to create an interoperability context using GLUT on single GPU system.

```
glutInit(&argc, argv);
glutInitDisplayMode(GLUT_RGBA | GLUT_DOUBLE);
glutInitWindowSize(WINDOW_WIDTH, WINDOW_HEIGHT);
glutCreateWindow("OpenCL SimpleGL");
HGLRC glCtx = wglGetCurrentContext();
Cl_context_properties cpsGL[] =
{CL_CONTEXT_PLATFORM,(cl_context_properties)platform,
CL_WGL_HDC_KHR, (intptr_t) wglGetCurrentDC(),
CL_GL_CONTEXT_KHR, (intptr_t) glCtx, 0};
status = clGetGLContextInfoKHR(cpsGL,
               CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
               sizeof(cl_device_id),
               &interopDevice,
               NULL);
// Create OpenCL context from device's id
               context = clCreateContext(cpsGL,
               1,
               &interopDevice,
               0,
               &status);
```

Using Win32 API

Use CreateWindow for window creation and get the device handle (HWND).

- Use GetDC to get a handle to the device context for the client area of a specific window, or for the entire screen (OR). Use CreateDC function to create a device context (HDC) for the specified device.
- 3. Use ChoosePixelFormat to match an appropriate pixel format supported by a device context and to a given pixel format specification.
- 4. Use SetPixelFormat to set the pixel format of the specified device context to the format specified.
- 5. Use wglCreateContext to create a new OpenGL rendering context from device context (HDC).
- 6. Use wglMakeCurrent to bind the GL context created in the above step as the current rendering context.
- 7. Use clGetGLContextInfoKHR function (see Section 9.7 of the *OpenCL Specification 1.1*) and parameter CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR to get the device ID of the CL device associated with OpenGL context.
- 8. Use clCreateContext function (see Section 4.3 of the *OpenCL Specification* 1.1) to create the CL context (of type cl_context).

The following code snippet shows how to create an interoperability context using WIN32 API for windowing. (Users also can refer to the SimpleGL sample in the AMD APP SDK samples.)

```
int pfmt;
PIXELFORMATDESCRIPTOR pfd;
              = sizeof(PIXELFORMATDESCRIPTOR);
pfd.nSize
pfd.nVersion
                   = 1;
pfd.dwFlags
                  = PFD_DRAW_TO_WINDOW
                          PFD_SUPPORT_OPENGL | PFD_DOUBLEBUFFER;
pfd.iPixelType = PFD_TYPE_RGBA;
pfd.cColorBits = 24;
pfd.cRedBits
                   = 8;
pfd.cRedShift
                   = 0;
pfd.cGreenBits
                   = 8;
pfd.cGreenShift
                   = 0;
pfd.cBlueBits
                   = 8;
pfd.cBlueShift
                    = 0;
pfd.cAlphaBits
                    = 8;
pfd.cAlphaShift
                    = 0;
                    = 0;
pfd.cAccumBits
pfd.cAccumRedBits
pfd.cAccumGreenBits = 0;
pfd.cAccumBlueBits = 0;
pfd.cAccumAlphaBits = 0;
pfd.cDepthBits
                    = 24;
pfd.cStencilBits
                    = 8;
                   = 0;
pfd.cAuxBuffers
pfd.iLayerType
                   = PFD_MAIN_PLANE;
pfd.bReserved
                   = 0;
pfd.dwLayerMask
                   = 0;
pfd.dwVisibleMask
                    = 0;
pfd.dwDamageMask
                    = 0;
ZeroMemory(&pfd, sizeof(PIXELFORMATDESCRIPTOR));
WNDCLASS windowclass;
windowclass.style = CS_OWNDC;
windowclass.lpfnWndProc = WndProc;
windowclass.cbClsExtra = 0;
windowclass.cbWndExtra = 0;
```

G.1 Under Windows G-3

```
windowclass.hInstance = NULL;
windowclass.hicon = LoadIcon(NULL, IDI_APPLICATION);
windowclass.hCursor = LoadCursor(NULL, IDC_ARROW);
windowclass.hbrBackground = (HBRUSH)GetStockObject(BLACK_BRUSH);
windowclass.lpszMenuName = NULL;
windowclass.lpszClassName = reinterpret_cast<LPCSTR>("SimpleGL");
         RegisterClass(&windowclass);
gHwnd = CreateWindow(reinterpret_cast<LPCSTR>("SimpleGL"),
           reinterpret_cast<LPCSTR>("SimpleGL"),
           WS_CAPTION | WS_POPUPWINDOW | WS_VISIBLE,
           0,
           screenWidth,
           screenHeight,
           NIΠ.I..
           NULL,
           windowclass.hInstance,
           NULL);
hDC = GetDC(gHwnd);
pfmt = ChoosePixelFormat(hDC, &pfd);
ret = SetPixelFormat(hDC, pfmt, &pfd);
hRC = wglCreateContext(hDC);
ret = wglMakeCurrent(hDC, hRC);
cl_context_properties properties[] =
   CL CONTEXT PLATFORM,
   (cl_context_properties) platform,
   CL_GL_CONTEXT_KHR, (cl_context_properties) hRC,
   CL_WGL_HDC_KHR,
                        (cl_context_properties) hDC,
};
status = clGetGLContextInfoKHR(properties,
           CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
           sizeof(cl_device_id),
           &interopDevice,
           NULL);
// Create OpenCL context from device's id
context = clCreateContext(properties,
           1.
           &interopDevice,
           0,
           0,
           &status);
```

G.1.2 Multi-GPU Environment

G.1.2.1 Creating CL context from a GL context

Do not to use the GLUT windowing system in multi-GPU environment because it always creates a GL context on the primary display, and it is not possible to specify which display device to select for a GL context.

To use Win32 API for windowing in multi-GPU environment:

1. Detect each display by using EnumDisplayDevices function. This function lets you obtain the information about display devices in the current session.

- To query all display devices in the current session, call this function in a loop, starting with DevNum set to 0, and incrementing DevNum until the function fails.
 To select all display devices in the desktop, use only the display devices that have the DISPLAY_DEVICE_ATTACHED_TO_DESKTOP flag in the DISPLAY DEVICE structure.
- 3. To get information on the display adapter, call <code>EnumDisplayDevices</code> with <code>lpDevice</code> set to <code>NULL</code>. For example, <code>DISPLAY_DEVICE.DeviceString</code> contains the adapter name.
- 4. Use EnumDisplaySettings to get DEVMODE. dmPosition.x and dmPosition.y are used to get the x coordinate and y coordinate of the current display.
- 5. Try to find the first OpenCL device (winner) associated with the OpenGL rendering context by using the loop technique of 2., above.
- 6. Inside the loop:
 - a. Create a window on a specific display by using the CreateWindow function. This function returns the window handle (HWND).
 - b. Use GetDC to get a handle to the device context for the client area of a specific window, or for the entire screen (OR). Use the CreateDC function to create a device context (HDC) for the specified device.
 - c. Use ChoosePixelFormat to match an appropriate pixel format supported by a device context to a given pixel format specification.
 - d. Use SetPixelFormat to set the pixel format of the specified device context to the format specified.
 - e. Use wglCreateContext to create a new OpenGL rendering context from device context (HDC).
 - f. Use wglMakeCurrent to bind the GL context created in the above step as the current rendering context.
 - g. Use clGetGLContextInfoKHR (See Section 9.7 of the OpenCL Specification 1.1) and CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR parameter to get the number of GL associated devices for CL context creation. If the number of devices is zero go to the next display in the loop. Otherwise, use clGetGLContextInfoKHR (See Section 9.7 of the OpenCL Specification 1.1) and the CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR parameter to get the device ID of the CL device associated with OpenGL context.
 - h. Use clCreateContext (See Section 4.3 of the *OpenCL Specification* 1.1) to create the CL context (of type cl_context).

The following code demonstrates how to use WIN32 Windowing API in CL-GL interoperability on multi-GPU environment.

G.1 Under Windows G-5

```
0); deviceNum++)
{
   if (dispDevice.StateFlags &
           DISPLAY_DEVICE_MIRRORING_DRIVER)
       continue;
   DEVMODE deviceMode;
   EnumDisplaySettings(dispDevice.DeviceName,
           ENÚM_CURRENT_SETTINGS,
           &deviceMode);
   xCoordinate = deviceMode.dmPosition.x;
   yCoordinate = deviceMode.dmPosition.y;
   WNDCLASS windowclass;
   windowclass.style = CS_OWNDC;
   windowclass.lpfnWndProc = WndProc;
   windowclass.cbClsExtra = 0;
   windowclass.cbWndExtra = 0;
   windowclass.hInstance = NULL;
   windowclass.hicon = LoadIcon(NULL, IDI_APPLICATION);
   windowclass.hCursor = LoadCursor(NULL, IDC_ARROW);
   windowclass.hbrBackground = (HBRUSH)GetStockObject(BLACK_BRUSH);
   windowclass.lpszMenuName = NULL;
   windowclass.lpszClassName = reinterpret_cast<LPCSTR>("SimpleGL");
              RegisterClass(&windowclass);
   gHwnd = CreateWindow(
   reinterpret_cast<LPCSTR>("SimpleGL"),
               reinterpret_cast<LPCSTR>(
               "OpenGL Texture Renderer"),
               WS_CAPTION | WS_POPUPWINDOW,
               xCoordinate,
               yCoordinate,
               screenWidth.
               screenHeight,
               NULL,
               NULL,
               windowclass.hInstance,
               NIII.I.);
   hDC = GetDC(gHwnd);
   pfmt = ChoosePixelFormat(hDC, &pfd);
   ret = SetPixelFormat(hDC, pfmt, &pfd);
   hRC = wqlCreateContext(hDC);
   ret = wqlMakeCurrent(hDC, hRC);
   cl_context_properties properties[] =
           CL_CONTEXT_PLATFORM,
           (cl_context_properties) platform,
           CL_GL_CONTEXT_KHR,
           (cl_context_properties) hRC,
           CL_WGL_HDC_KHR,
           (cl_context_properties) hDC,
   };
   if (!clGetGLContextInfoKHR)
       clGetGLContextInfoKHR = (clGetGLContextInfoKHR_fn)
       clGetExtensionFunctionAddress(
           "clGetGLContextInfoKHR");
   }
```

```
size_t deviceSize = 0;
    status = clGetGLContextInfoKHR(properties,
               CL CURRENT DEVICE FOR GL CONTEXT KHR,
               NULL,
               &deviceSize);
    if (deviceSize == 0)
           // no interopable CL device found, cleanup
           wglMakeCurrent(NULL, NULL);
           wglDeleteContext(hRC);
           DeleteDC(hDC);
           hDC = NULL;
           hRC = NULL;
           DestroyWindow(gHwnd);
           // try the next display
           continue;
    ShowWindow(gHwnd, SW_SHOW);
    //Found a winner
   break;
cl_context_properties properties[] =
   CL_CONTEXT_PLATFORM,
   (cl_context_properties) platform,
   CL_GL_CONTEXT_KHR,
    (cl_context_properties) hRC,
   CL_WGL_HDC_KHR,
    (cl_context_properties) hDC,
};
status = clGetGLContextInfoKHR( properties,
           CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
           sizeof(cl_device_id),
           &interopDevice,
           NULL);
// Create OpenCL context from device's id
context = clCreateContext(properties,
           &interopDevice,
           0,
           0,
           &status);
```

G.1.3 Limitations

It is recommended not to use GLUT in a multi-GPU environment.

G.2 Linux Operating System

G.2.1 Single GPU Environment

G.2.1.1 Creating CL Context from a GL Context

Using GLUT

- Use glutInit to initialize the GLUT library and to negotiate a session with the windowing system. This function also processes the command-line options depending on the windowing system.
- 2. Use glxGetCurrentContext to get the current rendering context (GLXContext).
- 3. Use glxGetCurrentDisplay to get the display (Display *) that is associated with the current OpenGL rendering context of the calling thread.
- 4. Use clGetGLContextInfoKHR (see Section 9.7 of the *OpenCL Specification 1.1*) and the CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR parameter to get the device ID of the CL device associated with the OpenGL context.
- 5. Use clCreateContext (see Section 4.3 of the *OpenCL Specification 1.1*) to create the CL context (of type cl_context).

The following code snippet shows how to create an interoperability context using GLUT in Linux.

```
glutInit(&argc, argv);
glutInitDisplayMode(GLUT_RGBA | GLUT_DOUBLE);
glutInitWindowSize(WINDOW_WIDTH, WINDOW_HEIGHT);
glutCreateWindow("OpenCL SimpleGL");
gGLXContext glCtx = glXGetCurrentContext();
Cl_context_properties cpsGL[] =
   CL_CONTEXT_PLATFORM,
   (cl_context_properties)platform,
   CL_GLX_DISPLAY_KHR,
   (intptr_t) glXGetCurrentDisplay(),
   CL_GL_CONTEXT_KHR,
( intptr_t) glCtx, 0);
status = clGetGLContextInfoKHR(cpsGL,
       CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
       sizeof(cl_device_id),
       &interopDevice,
       NULL);
// Create OpenCL context from device's id
context = clCreateContext(cpsGL,
           1.
           &interopDevice,
           0,
           &status);
```

Using X Window System

- 1. Use XOpenDisplay to open a connection to the server that controls a display.
- 2. Use glxChooseFBConfig to get a list of GLX frame buffer configurations that match the specified attributes.
- Use glXChooseVisual to get a visual that matches specified attributes.

- 4. Use XCreateColormap to create a color map of the specified visual type for the screen on which the specified window resides and returns the colormap ID associated with it. Note that the specified window is only used to determine the screen.
- 5. Use XCreateWindow to create an unmapped sub-window for a specified parent window, returns the window ID of the created window, and causes the X server to generate a CreateNotify event. The created window is placed on top in the stacking order with respect to siblings.
- 6. Use XMapWindow to map the window and all of its sub-windows that have had map requests. Mapping a window that has an unmapped ancestor does not display the window, but marks it as eligible for display when the ancestor becomes mapped. Such a window is called unviewable. When all its ancestors are mapped, the window becomes viewable and is visible on the screen if it is not obscured by another window.
- Use glxCreateContextAttribsARB to initialize the context to the initial state
 defined by the OpenGL specification, and returns a handle to it. This handle
 can be used to render to any GLX surface.
- 8. Use glXMakeCurrent to make argrument3 (GLXContext) the current GLX rendering context of the calling thread, replacing the previously current context if there was one, and attaches argument3 (GLXcontext) to a GLX drawable, either a window or a GLX pixmap.
- 9. Use clGetGLContextInfoKHR to get the OpenCL-OpenGL interoperability device corresponding to the window created in step 5.
- 10. Use clCreateContext to create the context on the interoperable device obtained in step 9.

The following code snippet shows how to create a CL-GL interoperability context using the X Window system in Linux.

```
Display *displayName = XOpenDisplay(0);
int nelements;
GLXFBConfig *fbc = glXChooseFBConfig(displayName,
DefaultScreen(displayName), 0, &nelements);
      static int attributeList[] = { GLX_RGBA,
                                    GLX_DOUBLEBUFFER,
                                    GLX RED SIZE,
                                    GLX GREEN SIZE,
                                    GLX BLUE SIZE,
                                    1.
                                    None
   XVisualInfo *vi = glXChooseVisual(displayName,
                          DefaultScreen(displayName),
                          attributeList);
   XSetWindowAttributes swa;
    swa.colormap = XCreateColormap(displayName,
                      RootWindow(displayName, vi->screen),
                       vi->visual.
                      AllocNone);
    swa.border_pixel = 0;
    swa.event_mask = StructureNotifyMask;
```

```
Window win = XCreateWindow(displayName,
RootWindow(displayName, vi->screen),
                                  WINDOW_WIDTH,
                                  WINDOW_HEIGHT,
                                  0,
                                  vi->depth,
                                  InputOutput,
                                  vi->visual.
                                  CWBorderPixel | CWColormap | CWEventMask,
                                  &swa);
    XMapWindow (displayName, win);
    std::cout << "glXCreateContextAttribsARB "</pre>
                << (void*) glXGetProcAddress((const
    GLubyte*)"glXCreateContextAttribsARB")
               << std::endl;
    GLXCREATECONTEXTATTRIBSARBPROC glXCreateContextAttribsARB =
    (GLXCREATECONTEXTATTRIBSARBPROC)
                                glXGetProcAddress((const
                                GLubyte*) "glXCreateContextAttribsARB");
    int attribs[] = {
                    GLX CONTEXT MAJOR VERSION ARB, 3,
                    GLX_CONTEXT_MINOR_VERSION_ARB, 0,
                    };
    GLXContext ctx = qlXCreateContextAttribsARB(displayName,
                            *fbc,
                            true
                            attribs);
    glXMakeCurrent (displayName,
        win,
        ctx);
cl_context_properties cpsGL[] = {
CL_CONTEXT_PLATFORM,(cl_context_properties)platform,
CL_GLX_DISPLAY_KHR, (intptr_t) glXGetCurrentDisplay(),
CL_GL_CONTEXT_KHR, (intptr_t) gGlCtx, 0
status = clGetGLContextInfoKHR( cpsGL,
                                      CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
                                      sizeof(cl_device_id),
                                      &interopDeviceId,
                                      NULL);
// Create OpenCL context from device's id
context = clCreateContext(cpsGL,
            1,
            &interopDeviceId,
            0,
            0,
            &status);
```

G.2.2 Multi-GPU Configuration

G.2.2.1 Creating CL Context from a GL Context

Using X Window System

- 1. Use XOpenDisplay to open a connection to the server that controls a display.
- 2. Use ScreenCount to get the number of available screens.
- Use XCloseDisplay to close the connection to the X server for the display specified in the Display structure and destroy all windows, resource IDs (Window, Font, Pixmap, Colormap, Cursor, and GContext), or other resources that the client created on this display.
- 4. Use a FOR loop to enumerate the displays. To change the display, change the value of the environment variable DISPLAY.

5. Inside the loop:

- a. Use putenv to set the environment variable DISPLAY with respect to the display number.
- b. Use OpenDisplay to open a connection to the server that controls a display.
- c. Use glxChooseFBConfig to get a list of GLX frame buffer configurations that match the specified attributes.
- d. Use glxChooseVisual to get a visual that matches specified attributes.
- e. Use XCreateColormap to create a color map of the specified visual type for the screen on which the specified window resides and returns the colormap ID associated with it. Note that the specified window is only used to determine the screen.
- f. Use XCreateWindow to create an unmapped sub-window for a specified parent window, returns the window ID of the created window, and causes the X server to generate a CreateNotify event. The created window is placed on top in the stacking order with respect to siblings.
- g. Use XMapWindow to map the window and all of its sub-windows that have had map requests. Mapping a window that has an unmapped ancestor does not display the window but marks it as eligible for display when the ancestor becomes mapped. Such a window is called unviewable. When all its ancestors are mapped, the window becomes viewable and is visible on the screen, if it is not obscured by another window.
- h. Use glxCreateContextAttribsARB function to initialize the context to the initial state defined by the OpenGL specification and return a handle to it. This handle can be used to render to any GLX surface.
- i. Use glXMakeCurrent to make argrument3 (GLXContext) the current GLX rendering context of the calling thread, replacing the previously current context, if there was one, and to attach argument3 (GLXcontext) to a GLX drawable, either a window or a GLX pixmap.
- j. Use clGetGLContextInfoKHR to get the number of OpenCL-OpenGL interoperability devices corresponding to the window created in f, above.
- k. If the number of interoperable devices is zero, use glXDestroyContext to destroy the context created at step h, and go to step a; otherwise, exit from the loop (an OpenCL-OpenGL interoperable device has been found).

- 6. Use clGetGLContextInfoKHR to get the OpenCL-OpenGL interoperable device id.
- 7. Use clCreateContext to create the context on the interoperable device obtained in the previous step.

The following code segment shows how to create an OpenCL-OpenGL interoperability context on a system with multiple GPUs.

```
displayName = XOpenDisplay(NULL);
int screenNumber = ScreenCount(displayName);
XCloseDisplay(displayName);
for (int i = 0; i < screenNumber; i++)</pre>
    if (isDeviceIdEnabled())
        if (i < deviceId)</pre>
        {
           continue;
    char disp[100];
   sprintf(disp, "DISPLAY=:0.%d", i);
   putenv(disp);
   displayName = XOpenDisplay(0);
   int nelements;
   GLXFBConfig *fbc = glXChooseFBConfig(displayName,
                           DefaultScreen(displayName),
                           Ο,
                           &nelements);
   static int attributeList[] = { GLX_RGBA,
                                   GLX_DOUBLEBUFFER,
                                   GLX_RED_SIZE,
                                   1,
                                   GLX_GREEN_SIZE,
                                   GLX_BLUE_SIZE,
                                   1,
                                   None
                                 };
   XVisualInfo *vi = glXChooseVisual(displayName,
                           DefaultScreen(displayName),
                           attributeList);
   XSetWindowAttributes swa;
   swa.colormap = XCreateColormap(displayName,
                       RootWindow(displayName, vi->screen),
                       vi->visual,
                       AllocNone);
   swa.border_pixel = 0;
   swa.event_mask = StructureNotifyMask;
   win = XCreateWindow(displayName,
               RootWindow(displayName, vi->screen),
               10,
               10,
               width,
               height,
               vi->depth,
               InputOutput,
               vi->visual,
               CWBorderPixel | CWColormap | CWEventMask,
   XMapWindow (displayName, win);
```

```
int attribs[] = {
                       GLX_CONTEXT_MAJOR_VERSION_ARB, 3,
                       GLX CONTEXT MINOR VERSION ARB, 0,
                   };
   GLXContext ctx = glXCreateContextAttribsARB(displayName,
                           *fbc,
                          0,
                           true
                          attribs);
    glXMakeCurrent (displayName,
       win,
       ctx);
   gGlCtx = glXGetCurrentContext();
   properties cpsGL[] =
   CL_CONTEXT_PLATFORM, (cl_context_properties)platform,
   CL_GLX_DISPLAY_KHR, (intptr_t) glXGetCurrentDisplay(),
   CL_GL_CONTEXT_KHR, (intptr_t) gGlCtx, 0
    size_t deviceSize = 0;
    status = clGetGLContextInfoKHR(cpsGL,
                       CL CURRENT DEVICE FOR GL CONTEXT KHR,
                       0,
                       NULL,
                       &deviceSize);
    int numDevices = (deviceSize / sizeof(cl_device_id));
    if(numDevices == 0)
       glXDestroyContext(glXGetCurrentDisplay(), gGlCtx);
       continue;
    else
           //Interoperable device found
           std::cout<<"Interoperable device found "<<std::endl;
           break;
status = clGetGLContextInfoKHR( cpsGL,
               CL_CURRENT_DEVICE_FOR_GL_CONTEXT_KHR,
               sizeof(cl_device_id),
               &interopDeviceId,
               NULL);
// Create OpenCL context from device's id
context = clCreateContext(cpsGL,
               1,
               &interopDeviceId,
               Ο,
               0,
               &status);
```

G.3 Additional GL Formats Supported

The following is a list of GL formats beyond the minimum set listed in *The OpenCL Extension Specification*, *v* 1.2 that AMD supports.

Table G.1 AMD-Supported GL Formats

GL internal format	CL images format
GL_ALPHA8	CL_A,CL_UNORM8
GL_R8,	CL_R, CL_UNORM_INT8
GL_R8UI	CL_R, CL_UNSIGNED_INT8
GL_R8I	CL_R, CL_SIGNED_INT8
GL_RG8	CL_RG, CL_UNORM_INT8
GL_RG8UI	CL_RG, CL_UNSIGNED_INT8
GL_RG8I	CL_RG, CL_SIGNED_INT8
GL_RGB8	CL_RGB, CL_UNORM_INT8
GL_RGB8UI	CL_RGB, CL_UNSIGNED_INT8
GL_RGB8I	CL_RGB, CL_SIGNED_INT8
GL_R16	CL_R, CL_UNORM_INT16
GL_R16UI	CL_R, CL_UNSIGNED_INT16
GL_R16I	CL_R, CL_SIGNED_INT16
GL_RG16	CL_RG, CL_UNORM_INT16
GL_RG16UI	CL_RG, CL_UNSIGNED_INT16
GL_RG16I	CL_RG, CL_SIGNED_INT16
GL_RGB16	CL_RGB, CL_UNORM_INT16
GL_RGB16UI	CL_RGB, CL_UNSIGNED_INT16
GL_RGB16I	CL_RGB, CL_SIGNED_INT16
GL_R321	CL_R, CL_SIGNED_INT32
GL_R32UI	CL_R, CL_UNSIGNED_INT32
GL_R32F	CL_R, CL_FLOAT
GL_RG32I	CL_RG, CL_SIGNED_INT32
GL_RG32UI	CL_RG, CL_UNSIGNED_INT32
GL_RG32F	CL_RG, CL_FLOAT
GL_RGB32I	CL_RGB, CL_SIGNED_INT32
GL_RGB32UI	CL_RGB, CL_UNSIGNED_INT32
GL_RGB32F	CL_RGB, CL_FLOAT

Index

Symbols	2D
_cdecl calling convention Linux2-7 _global atomics1-23	address1-13 work-groups four number identification 5-8, 6-10
_local atomics	2D addresses reading and writing1-13 3D indexing variables
_stdcall calling convention Windows	spawn
.llvmir generatingE-3 storing OpenCL immediate representation (LLVM IR)E-1 .rodata	A absolute work-item id indexing
storing OpenCL runtime control data E-1 .shstrtab	vaTid register
forming an ELF E-1 .source storing OpenCL source program E-1	access highest bandwidth through GPRs 5-15
.strtab forming an ELF E-1	instructions ALU
symtab forming an ELF	memory
Numerics	compute kernels 5-28, 6-49 controlling 6-17
1D address	generating global and LDS memory references

serializing	ALUFetchRatio counter
bank conflict 5-3, 6-2	reported in the APP Profiler 5-18, 6-24
channel conflict 5-3, 6-2	ALUs
the memory system	arrangement of
quarter-wavefront units 5-9, 6-12	processing elements1-3
tiled image	AMD Accelerated Parallel Processing
workgroup blocking strategy 5-28, 6-49	accessing memory
access pattern	linear arrangement 5-27, 6-48
efficient vs inefficient	tiled arrangement 5-27, 6-48
typical for each work-item5-12	implementation of OpenCL1-6
accesses	open platform strategy
that map to same bank 5-10	optimization
accumulation operations	performance 4-1, 5-1, 6-1
·	
NDRange	programming model
address	relationship of components1-6
1D	software4-9
2D	exposing IL
calculation	exposing ISA4-9
for FETCH instructions6-46	software stack1-6
for STORE instructions 6-46	Installable Client Driver (ICD) B-1
normalized1-13	AMD APP KernelAnalyzer 1-7
un-normalized	determining path used 6-5
addressing	tools used to examine registers 5-19, 6-26
unique in HD 7900 series5-4	viewing clauses6-54
algorithm	AMD APP Profiler 4-1
better performance by changing	ALUFetchRatio counter 5-18, 6-24
work-group size 5-30	CompletePath counter 6-5
mapping to LDS	determining path used 6-4
algorithms	displaying LDS usage 5-21, 6-28
dynamic scheduling 4-32, 6-36	example profiler and bandwidth
simple static partitioning 4-32, 6-35	calculation4-13
alignment	FastPath counter6-5
adjusting 6-14	Fetch counters
allocating	Kernel Time metric
buffers	PathUtilization counter 6-5
Open Decode F-2	performance counters
images	for optimizing local memory 5-11, 6-17
OpenCL1-20	recording execution time for a kernel 4-11
·	reporting dimensions of global
memory 1.20	NDRange 4-13
selecting a device1-20	
memory buffer	reporting static number of register spills
OpenCL program model1-20	ScratchReg field 5-19, 6-27
ALU	selecting an optimal value
access instructions	latency hiding 5-23, 6-32
placed in the same clause 6-46	tools used to examine registers 5-19, 6-26
clause	Writer counters 4-13
marked as dependent6-46	AMD Core Math Library (ACML) 1-7
initiating LDS reads 5-11, 6-17	AMD GPU
instructions 5-18, 6-24, 6-46	number of compute units 1-3
pipeline latency hiding 6-23	See GPU
ALU/LDS	AMD media instructions 5-25, 6-42
instruction 6-46	AMD OpenCL
ALUBusy performance counter 5-18, 6-24	See OpenCL

AMD Division II VA	ANAD and officer of a form
AMD Phenom II X4 processor	AMD-specific optimizations
performance characteristics 4-29, 6-33	performance tips 5-26, 6-48
AMD Radeon HD 68XX	analyze
AMD Radeon HD 69XX	API call input and output 4-5
AMD Radeon HD 75XX	API
AMD Radeon HD 7770	C++
AMD Radeon HD 77XX 5-6, 5-34, A-15	call
AMD Radeon HD 78XX 5-6, 5-34, A-15	analyze input and output 4-5
AMD Radeon HD 7970 5-2, 5-3, 5-6, 5-10,	hot spots
	naming extension functions
AMD Radeon HD 7970 GPU 4-35 AMD Radeon HD 79XX 1-2, 1-3, 5-4, 5-34	OpenCL
AMD Radeon HD 79XX 1-2, 1-3, 5-4, 5-34 AMD Radeon HD 79XX series	
	querying
AMD Radeon HD 7XXX 1-2, 1-3, 1-18, 4-7,	processing calls
	API calls
AMD supplemental compiler	
-g option	S .
AMD supplemental compiler option	view and debug input parameters and output results
-f[n-]bin-source	output results
-f[no-]bin-amdil	
-f[no-]bin-llvmir	three categories 2-6 application code
AMD tools to examine registers 5-19, 6-26	developing Visual Studio 3-4
AMD Unified Video Decoder block	application kernels
decoding H.264 video F-1	device-specific binaries 2-2
AMD vendor-specific extensions	APU devices
amd_bitalign	architectural registers
built-in function	CPU 6-25
amd_bytealign	arguments
built-in function	cb
amd_lerp	map_flags
built-in function	offset
AMD_OCL_BUILD_OPTIONS	operation
environment variables 2-5	buffer
AMD_OCL_BUILD_OPTIONS_APPEND	image
environment variable 2-5	ptr
amd_pack	ptr
built-in function	arrangement of ALUs
amd_sad	asynchronous launch
buillt-in function	scheduling process for GPUs 4-33, 6-37
amd_sad4	ATI Radeon HD 5000
built-in function	FastPath coalescing6-12
amd_sadhi	FastPath vs CompletePath performance. 6-3
built-in function	graphics processors memory paths
amd_unpack0	CompletePath6-3
built-in function	FastPath6-3
amd_unpack1	interleave 6-7
built-in function	internal memory 6-11
amd_unpack2	scheduling groups of work-items
built-in function	wavefronts 5-2, 6-1
amd_unpack3	ATI Radeon HD 5670
built-in function	performance characteristics 4-29, 6-33
	threading 4-30, 6-34

ATI Radeon HD 5870 bank selection bits 6-7	barrier() instruction
channel selection 6-7	execution order
delivering memory bandwidth 5-10, 6-17 eight channels 5-6, 6-8	removing using the compiler 5-12, 6-19 usage and LDS 5-17, 6-23
eight memory controllers 6-2	using in kernel
global limit of wavefronts 6-25	work-group
hardware	work-items
performance parameters 5-15, 6-20	encountering
memory	BIF
bandwidth 5-16, 6-22	.comment
channels 5-16, 6-22	storing OpenCL and driver versions that
running code 4-35, 6-39	created the binary E-1
atomic	.llvmir
operation	storing immediate representation
local work size 5-22, 6-29	(LLVM IR) E-1
unit	.source
wavefront executing 5-12, 6-19	storing OpenCL source program E-1
atomics	binary
_global1-23	.comment section
_local1-23	bitness E-3
В	changing default behavior E-1
	ELF special sections E-1
bandwidth and ratio to peak bandwidth	options to control what is contained in
1D copies 6-4	the binary E-3 overview
bandwidths	binary
calculating	application kernels 2-2
for different launch dimensions 6-8	controlling
for float1 and float4	BIF options E-3
including coalesced writes 6-14	CPU2-1
including unaligned access 6-15 instruction throughput for GPUs 5-24, 6-41	generating
peak range	in OpenCL E-1
performance	LLVM AS 2-1
bandwith	GPU 2-1
very high by embedding address into instruc-	Binary Image Format (BIF)
tion	See BIF
bank address	bitness
LDS 5-10, 6-16	BIF E-3
bank conflicts	bottlenecks
controlling bank bits 5-10, 6-16	discovering 4-1
generating	branch
wavefront stalls on the compute unit. 6-17	granularity
LDS examines requests 5-11, 6-17	work-item
measuring	instructions
LDSBankConflict performance	branching
counter 5-11, 6-17	flow control
serializing the access 5-3, 6-2	replacing
vs channel conflicts 5-3, 6-2	with conditional assignments 5-32, 6-54
bank selection bits	breakpoint adding
ATI Radeon HD 5870 GPU 6-7	CL kernel function
barrier	host code
command-queue	

no breakpoint is set 3-2	for OpenCL language
setting	cl_amd_media_ops A-7, A-9
sample GDB debugging session 3-3	OpenCL C programs
setting a	cl_amd_printf
buffer	variadic arguments
argument	writing output to the stdout stream A-12
color	burst cycles
command queue1-14	through all channels 5-6, 6-7
creating temporary runtime	burst write
global 1-13	buist willo
linear memory layout 1-14	C
source or destination for instruction . 1-13	
	C front-end
storing writes to random memory	compiler
locations	C kernels
host side zero copy	predefined macros A-13
OpenCL	C program sample
paths4-21	OpenCL
pre-pinned	C programming
querying the device for the maximum	OpenCL
number of constant buffers 5-14, 6-20	C++ API
read only	C++ extension
L1 and L2 caches 6-21	unsupported features
regular device4-22	C++ files
relationship	compiling
sample code 1-20	C++ kermel language
transfer options	C++ kernels
BufferBandwidth code 4-25	building
write combining	C++ language
chip-set dependent4-15	leveraging a CPU-targeted routine 4-36, 6-40
zero copy	C++ templates
available buffer types	cache
calling	
size limit per buffer	behavior
BufferBandwidth	pixel shader
code sample 4-25	CPU vs GPU 4-31, 6-34
	GPU vs CPU 4-31
transfer options	L1 1-14, 5-15, 6-1, 6-21
	L2 1-14, 5-15, 6-1, 6-21
pre-pinned	LDS vs L1 5-10, 5-16, 6-22
optimizing data transfers 4-21	memory
built-in function	controlling access pattern 6-17
amd_bitalign	texture system 1-14
amd_bytealign	cache coherency protocol
amd_lerp A-8	CPU 4-15
amd_pack	calling convention
amd_sad A-8	Linux
amd_sad4 A-8	Windows
amd_sadhi	caveats
amd_unpack0A-7	synchronization
amd_unpack1A-7	cb argument
amd_unpack2A-7	Cedar
amd_unpack3A-7	ASIC device 6-39
built-in functions	different architecture characteristics 6-32
	optimizing 6-32

reduced work size	classes
launching the kernel 6-32	passing between host and device 7-3
channel	clause
burst cycles	ALU
processing serially 5-4, 6-6	marked as dependent6-46
channel conflicts	AMD GPUs
avoiding	architecture for the 6900 series GPUs 6-53
GPU programming 5-3, 6-6	boundaries
work-group staggering 5-8, 6-10	ALU and LDS access instructions 6-46
FastPath	broken at control-flow6-46
conflict	FETCH, ALU/LDS, and STORE
reading from the same address 5-9, 6-10	instructions 6-46
serializing the access 5-3, 6-2	ISA dump 6-46
vs bank conflict	switching wavefronts 6-46
channel selection	conditional assignments 5-32, 6-54
ATI Radeon HD 5870 GPU 6-7	disassembly example 6-46
channels	FETCH
12 in HD 7900 series 5-4	latency hiding 6-46
character extensions	switching
searching for substrings	in the same wavefront 6-46
character sequence	viewing
format string	using APP KernelAnalyzer assembler 6-54
Cilk	clBuildProgram
dynamic scheduling algorithms 4-32, 6-36	debugging OpenCL program 3-2
multi-core runtimes	clCreateCommandQueue
CL context	sets up a queue
associate with GL context G-1	OpenCL commands are sent F-3
CL kernel function	clCreateKernel
breakpoint	C++extension
CL options	clDeviceInfo
•	
change during runtime 2-5 cl_amd_device_attribute_query extension	querying for device memory 5-21, 6-29 clEnqueue call
querying AMD-specific device attributes A-5	passing an event to be queried 4-33, 6-37
cl amd event callback extension	clEnqueue commands
registering event callbacks for states A-6	clEnqueue commands
cl_amd_fp64 extension	partitioning the workload 5-21, 6-29
cl_amd_media_ops extension	setting breakpoint in the host code 3-3
adding built-in functions to OpenCL	clFinish
•	blocking operation 4-34, 6-38
language	clFinish()
cl_ext extensions	blocking the CPU 4-12
cl_khr_fp64	clFlush
·	commands flushed and executed in
supported function A-15 CL_PROFILING_COMMAND_END	
	parallel
OpenCL timestamp4-10 CL_PROFILING_COMMAND_QUEUED	clGetPlatformIDs() function
	V
OpenCL timestamp4-10	available OpenCL implementations B-1 clGetPlatformInfo() function
CL_PROFILING_COMMAND_START	V
OpenCL timestamp4-10 CL_PROFILING_COMMAND_SUBMIT	available OpenCL implementations B-1
OpenCL timestamp4-10	querying supported extensions for OpenCL platform
CL_QUEUE_PROFILING_ENABLE	
setting the flag 4-10	C-like language OpenCL1-18
35 WING RICH HAY	Opence

CLPerfMarker library4-2	barrier
clustering the stores	enforce ordering within a single queue 1-2
assisting the compiler in disambiguating	configured to execute in-order 4-34, 6-38
memory addresses6-43	creating device-specific 1-20
unrolled loop6-44	elements
coalesce detection	constants 1-14
ignoring work-item that does not write 6-13	kernel execution calls 1-14
coalesced writes	kernels 1-14
bandwidths 6-14	transfers between device and host 1-14
processing quarter-wavefront units 6-12	executing kernels
reordering your data	execution
code	flushing to the GPU
a simple and accurate algorithm	moving data
performance tips 5-29, 6-50	no limit of the number pointing to the
avoid writing with dynamic pointer	same device
assignment	OpenCL
performance tips 5-29, 6-51	scheduling asynchronously from . 4-33, 6-37
basic programming steps 1-20	command queue flushing 4-21
	command queues
BufferBandwidth sample	
example with two kernels	multiple
FastPath vs CompletePath sample 6-3	command-queue barrier 1-2
generating IL	commands
generating ISA 4-10	API
ICD-compliant version B-1, B-2	three categories
parallel min() function	buffer1-14
porting unchanged to GPU 5-3	clEnqueue
pre-ICD snippet B-1, B-2	copy buffers and images 4-20
remove or comment-out	driver layer issuing 1-14
performance tips 5-29, 6-50	driver layer translating 1-14
re-ordering	event
improving performance 6-43	GDB
restructuring	kernel
to eliminate nesting 5-33, 6-54	memory
rewriting to employ array	non-blocking 4-21
transpositions 5-3, 6-6	OpenCL API functions 2-5
running	queue
on ATI Radeon HD 5870 GPU 4-35, 6-39	read buffers and images 4-20
on Linux	synchronizing
on Windows 2-6	begin executing in OpenCL 4-34, 6-37
runtime steps 1-23	write buffers and images 4-20
sample for reading the current value of	communication and data transfers between
OpenCL timer clock 4-11	system and GPU
code requirements	PCle
Installable Client Driver (ICD) B-1	communication between the host (CPU) and the
color buffer	GPU
command processor	comparison results
transfer from system to GPU 1-14	pixel shader, compute kernel and LDS C-4
command processors	compile time
concurrent processing of command	resolving format string A-12
queues	compiler
command queue	converting separate MUL/ADD operations
associated with single device 1-19	to use MAD instruction 5-25, 6-42

disambiguating memory addresses	vs FastPath
clustering the stores 6-43	using float1 6-3
exposing more parallelism to	complex application
loop unrolling 6-43	investigating high-level structure 4-2
generating spill code 5-19, 6-27	computation
LLVM framework2-2	data-parallel model 1-1
packing instructions into VLIW word	compute device structure
slots6-44	GPU 1-2, 1-4
relying on to remove the barriers. 5-12, 6-19	compute devices
set to ignore all extensions	program
toolchain	. •
back-end	optimization 4-1, 5-1, 6-1
	performance 4-1, 5-1, 6-1
OpenCL2-1	compute kernel
sharing front-end2-1	data-parallel granularity 1-18
sharing high-level transformations 2-1	definition
transformations 2-1	differences from pixel shader C-1
using pragma	indexing mode
unrolling a loop 5-26, 6-48	linear C-1
using standard C front-end2-2	kernel structure
compiler option	linear pattern
-f[no-]bin-amdil 2-4	matrix transpose
-f[no-]bin-exe	performance comparison C-2
-f[no-]bin-llvmir	performance results of matrix transpose C-3
-f[no-]bin-source	spawn/dispatch pattern
-g	strengths
-O0	computationally intensive applications 1-17
-save-temps	using LDS features for larger
compiling	performance gain
an OpenCL application 2-2	wavefronts1-18
C++ files	workgroups
kernels2-1	compute shader units
on Linux	video operation F-1
building 32-bit object files on a 64-bit	compute unit
system2-3	computing number of wavefronts per 5-19
	containing processing elements5-2
linking to a 32-bit library2-3	contents of5-2
linking to a 64-bit library2-3	
OpenCL on Linux	executing work-groups 5-2, 6-1
OpenCL on Windows	GPU 5-2, 6-1
Intel C (C++) compiler 2-2	LDS usage effects 5-20, 6-28
setting project properties 2-2	mapping
Visual Studio 2008 Professional	processing independent
Edition	wavefronts 5-17, 6-24
the host program2-2	registers shared among all active
CompletePath	wavefronts6-25
ATI Radeon HD 5000 graphics processors	scheduling available wavefronts 5-18, 6-24
memory paths6-3	stream cores
counter	supporting a maximum of eight
AMD APP Profiler6-5	work-groups 6-24
kernels6-4	supporting up to 32 wavefronts
MEM_RAT6-6	OpenCL 6-25
performance	work-group availability 5-21, 6-29
ATI Radeon HD 5000 series	compute unites
hardware	number in AMD GPU 1-3

compute units	copy performance
79XX devices	steps to improve6-16
independent operation 1-9	summary6-16
number in AMD GPUs 1-3	copying data
structured in AMD GPUs 1-3	implicit and explicit 1-12
conditional expression	copying processes 1-13
bypassing short-circuiting. 5-32, 5-33, 6-54	counters
used in loop constructs 5-33, 6-54	Fetch 4-13
constant address	Write
compiler embedding into instruction 5-13	CPU
constant buffers	accessing pinned host memory 4-15
in hardware 5-14	advantages
querying a device when using 5-14	caches 4-31, 6-35
constant memory	fast launch time 4-31, 6-35
domain	low latency 4-31, 6-35
optimization 5-13, 6-19	back-end
performance	generating packed SSE instructions . 6-44
same index 5-13, 6-19	vectorizing
simple direct-addressing	binaries
patterns 5-13, 6-19	blocking with clFinish()4-12
varying index 5-14, 6-19	cache coherency protocol 4-15
constant memory optimization 5-13	caching when accessing pinned host
constants	memory 4-15
caching	code
command queue elements 1-14	parallel min() function 1-23
enabling	communication between host and GPU 1-14
L1 and L2 caches 6-21	dedicating a core for scheduling
inline literal	chores
constraints	each thread is assigned a fixed set of
of the current LDS model1-18	architectural registers 6-25
on in-flight wavefronts 5-18, 6-24	excelling at latency-sensitive tasks 4-30, 6-33
context	float4 vectorization
creating in OpenCL 4-36, 6-40	
•	kernels
creating separate for each device 4-37	key performance characteristics . 4-29, 6-33
creation	launch time tracking 4-11
allocating buffers F-2	leverage a targeted routine
OpenCL F-2	C++ language
extend vs duplicate	local memory mapping to same cacheable
placing devices in the same	DRAM used for global memory 4-36, 6-39
context	low-latency response
relationship	dedicated spin loop 4-35, 6-38
sample code 1-20	mapping uncached memory4-16
contexts	memory domain 1-11
associating CL and GL	more on-chip cache than GPU 4-31, 6-34
control flow statement	multi-core
moving a conditional expression out of	dynamic scheduling algorithms 4-32, 6-36
loop constructs 5-33, 6-54	no benefit from local memory 5-31
control-flow boundaries	only supports small number of
clauses 6-46	threads 4-36, 6-40
copy map mode	optimization when programming 4-1, 5-1, 6-1
runtime tracks the map location 4-20	overlapping copies
copy memory objects 4-18	double buffering 4-14
transfer policy 4-19	predefined macros A-13

processing2-2	optimizing movement
LLVM AS 2-2	zero copy memory objects 4-18
OpenCL runtime 2-1	parallelism
programming using OpenCL 5-31, 6-52	grouping
skip copying between host memory and PCIe	processing
memory1-13	staggered offsets 5-7, 6-9
SSE	set
streaming writes performance 4-15	performance tips 5-29, 6-50
uncached memory 4-15	structures
vs GPU	minimize bank conflicts 5-3, 6-6
	·
notable differences	transfer optimization
performance comparison 4-30, 6-34	transfers
running work-items 4-35, 6-39	select a device
threading	to the optimizer2-2
vectorized types vs floating-point	data transfer
hardware 4-35, 6-39	optimizing using pre-pinned buffers 4-21
waiting for the GPU to become idle	data transfer execution
by inserting calls4-12	confirm efficiency of 4-4
CPU cache	dataflow between host (CPU) and GPU 1-12
vs GPU	data-parallel granularity
CPU timestamps	compute kernels 1-18
for host code	data-parallel programming model
Creating CL context	executing non-graphic functions 1-7
from a GL Context G-10	debug
crossbar load distribution 5-4	information
CUDA	creating metadata structures 2-2
code	input parameters and output results 4-2
workgroup size 5-30, 6-51	debugger
greater efficiency using vectorization 6-52	kernel symbols not visible
guidance using OpenCL5-30, 6-51	· · · · · · · · · · · · · · · · · · ·
• • •	debugging
high single-precision flops	kernels
AMD GPU	OpenCL
performance recommendations 5-30, 6-51	kernels in Windows
cygwin	OpenCL programs 3-1
GDB running	session
Cypress device 6-39	GDB sample
B	hello world kernel sample 3-2
D	setting the environment
-D name	decode
OpenCL supported options2-4	execution
data	Open Decode F-3
available to device kernel access 4-18	specifying the output format
computations	NV12 Interleaved F-3
select a device 1-20	specifying the profile
fetch units	H.264 F-3
in pinned host memory	decode session
· · · · · · · · · · · · · · · · · · ·	creating
location	Open Decode F-3
scheduling process for GPUs . 4-34, 6-37	releasing the resources and closing the
memory allocated and initialized 4-20	session
moving using corresponding command	default memory objects4-19
queue	
native hardware I/O transaction size	tracking
four word	DEFECTED SUCCESSON DESIGNATION 4.71

definition	device-specific
kernel	operations
NDRange 1-17	kernel execution1-19
wavefront	program compilation 1-19
derived classes	Direct Memory Access (DMA)
device	engine1-15
AMD GPU parameters D-1	signaling transfer is completed 1-15
APU	transfers data to device memory 4-14
GPU access is slower 4-15	transfers
balanced solution that runs well on	parallelization
CPU and GPU 4-36, 6-40	directives
Cedar ASIC 6-39	extension name overrides
creating context 4-36, 6-40	order
Cypress 6-39	disassembly information
dedicated memory	getting details after running the profiler. 4-10
discrete GPU 4-16	discrete GPU
different performance	moving data 4-34, 6-37
characteristics 4-35, 6-39	do loops
extension support listing A-15	vs for loops
fission extension support in OpenCL A-4	domains
fusion	of synchronization 1-1
heterogeneous 4-32, 6-36	command-queue 1-1
kernels	work-items
copying between device memory 4-21	double buffering
list	overlapping CPU copies with DMA 4-14
function call query	double copying
memory	memory bandwidth 1-13
avoiding over-allocating 4-16	double-precision
transfers	supported on all Southern Island
•	devices
multiple	
creating a separate queue 4-32, 6-35	double-precision floating-point
when to use 4-31, 6-35	performing operations
no limit of number of command	double-precision support 5-34
queues	drill down
obtaining peak throughput 5-25, 6-42	kernel execution 4-6
peak performances 4-36, 6-40	driver layer
placing in the same context 4-37, 6-40	issuing commands 1-14
relationship	translating commands 1-14
sample code1-20	dynamic frequency scaling
scheduling	device performance 4-32
across both CPU and GPU 4-32, 6-36	dynamic scheduling
starving the GPU 6-37	algorithms
device fission extension	Cilk 4-32, 6-36
reserving a core for scheduling 4-33, 6-37	heterogeneous workloads 4-32, 6-36
device timestamps	separate instructions
retrieval4-2	
device-optimal access pattern	E
threading	atti ai a a a c
devices	efficiency
	of kernel and data transfer 4-4
79XX series 1-2, 1-3	element
	work-item

ELF	exceptions
.rodata	C++
storing OpenCL runtime control data. E-1	executing
.shstrtab	branch
forming an ELF E-1	command-queues in-order 4-34, 6-38
.strtab	kernels 1-1, 1-5, 1-19
forming an ELF E-1	using corresponding command queue 1-19
.symtab	kernels for specific devices
forming an ELF E-1	OpenCL programming model 1-18
.text	loop
storing the executable E-1	non-graphic function
format E-1	data-parallel programming model 1-7
forming	work-items
header fields E-2	on a single processing element 5-2, 6-1
special sections	execution
BIF E-1	command queue 1-14
enforce ordering	of a single instruction over all
between or within queues	work-items1-18
events	of GPU non-blocking kernel 4-12
synchronizing a given event1-19	OpenCL applications2-6
within a single queue	order
command-queue barrier 1-2	barriers
engine	range
DMA	balancing the workload 5-17, 6-23
enqueuing	optimization
commands in OpenCL	single stream core
multiple tasks	execution dimensions
parallelism1-1	guidelines
native kernels	execution of work-items
parallelism1-1	explicit copying of data 1-12
Enqueuing commands before flushing 4-34	extension
environment variable	cl_amd_popent
AMD_OCL_BUILD_OPTIONS 2-5	clCreateKernel
AMD_OCL_BUILD_OPTIONS_APPEND . 2-5	extension function pointers
setting to avoid source changes 3-2	extension functions
Euclidean space	NULL and non-Null return values A-3
output domain	extension support by device
event	for devices 1
commands2-6	for devices 2 and CPUs
enforces ordering	extensions
between queues	allA-2
within queues	AMD vendor-specific
synchronizing	approved by Khronos Group A-1
event commands2-6	
Event Wait Lists	approved list from Khronos Group A-3 character strings A-1
	3
placing Event_Objects F-3	cl_amd_device_attribute_query A-5
Event_Object	cl_amd_event_callback
decoding execution	registering event callbacks for states. A-6
OpenCLF-3	cl_amd_fp64
events forced ordering between	cl_amd_media_ops A-7, A-9
forced ordering between 1-2	cl_amd_printf A-12
Evergreen	cl_extA-4
optimizing kernels	compiler set to ignore

device fission	instruction 6-46
disabling	address calculation 6-46
enabling	fetch unit
FunctionName string	loads
kernel code compilation	processing 1-13
adding defined macro A-3	stores
naming conventions	streaming stores1-13
optional	transferring the work-item 1-13
provided by a specific vendor A-1	fetches
provided collectively by multiple vendors A-1	memory
querying for a platform	stalls
querying in OpenCLA-1	FetchInsts counters
same name overrides	AMD APP Profiler
use in kernel programs	five-way VLIW processor 6-1
external pins	float1
·	
global memory bandwidth 5-16, 6-22	bandwidths 6-12
=	FastPath vs CompletePath 6-3
	unaligned access 6-15
-f[n-]bin-source	float4
AMD supplemental compiler option A-6	bandwidths 6-12
·f[no-]bin-amdil	data types
AMD supplemental compiler option A-6	code example6-12
compiler option 2-4	eliminating conflicts 6-11
·f[no-]bin-exe	format
AMD supplemental compiler option A-6	transferring data6-11
compiler option 2-4	using 5-31, 6-45, 6-52
-f[no-]bin-llvmir	vectorization 4-36, 6-40, 6-45
AMD supplemental compiler option A-6	vectorizing the loop 6-44
compiler option 2-4	float4 vs float1 formats
f[no-]bin-source	performances 6-11
compiler option 2-4	floating point operations
alse dependency	double-precision 1-6
FastPath	single-precision1-6
ATI Radeon HD 5000 graphics processors	flow control
memory paths6-3	branching
channel conflicts	execution of a single instruction over
coalescing	all work-items 1-18
ATI Radeon HD 5000 devices 6-12	flushing
counter	command queue4-21
AMD APP Profiler	FMA
kernels 6-4	fused multipe add5-34
MEM_RAT_CACHELESS6-6	FMA4 instructions5-32
OpenCL read-only images 6-4	for loops
operations are used	vs do or while loops 5-33
MEM_RAT_CACHELESS instruction . 6-5	forced ordering of events 1-2
performance	format string
ATI Radeon HD 5000 series hardware 6-3	conversion guidelinesA-12
reading from same address is a	resolving compile time
conflict 5-9, 6-10	front-end
vs CompletePath	ensuring the kernels meet OpenCL
using float16-3	specification
FETCH	
- clouse 6.46	

performs	system1-13
semantic checks2-2	GL context
syntactic checks 2-2	associate with CL context G-1
standard C 2-2	global buffer 1-13, 1-14
translating 2-2	characterstics 1-13
front-end supports	linear memory layout 1-14
additional data-types	source or destination for instruction 1-13
float82-2	storing writes to random memory
int4	locations
additional keywords	global ID values
global	work-group order 5-8, 6-10
kernel	global level for partitioning work 5-21, 6-28
built-in functions	global memory (VRAM)1-13
barrier()2-2	global memory bandwidth
get_global_id()	external pins 5-16, 6-22
function call	global memory domain
querying	global resource constraints
function names	in-flight wavefronts 5-18, 6-24
undecorated in Windows 2-7	global scope
FunctionName string	global work-size
address of extension	defined
addiced of extendent	dividing into work-groups 1-19
G	globally scoped constant arrays
	improving performance of OpenCL
-g	stack 5-14, 6-20
compiler option	GlobalWorkSize field
experimental feature	reporting dimensions of the NDRange 4-13
-g option	GLUT windowing system G-2
passing to the compiler	GNU project debugger
gather/scatter model	GDB, description
Local Data Store (LDS) 1-18	GNU project debugger (GDB)
Gaussian Blur operation	See GDB
example F-1	GPR
gcc	LDS usage 5-17, 6-23
not supported	mapping private memory allocations to 5-15,
GCC option syntax E-3	6-21
GDB	re-write the algorithm 5-19, 6-27
sample session	GPRs
GDB (GNU project debugger)	provide highest bandwidth access 5-15
command	GPU1-6
documentation3-4	6900 series
running cygwin	
running minGW3-4	clause-based6-53
gDEBugger 3-1	optimizing kernels6-53
downloading and installing 3-1	accessing pinned host memory
limitations	through PCIe bus
generate binary images offline	adjusting alignment6-14
cl_amd_offline_devices A-6	advantages
get group ID	high computation throughput 4-31, 6-35
changing launch order 5-8, 6-10	latency hiding
get group ID values	ATI Radeon HD 5670 threading 4-30, 6-34
are in ascending launch order 5-8, 6-10	binaries
GFLOPS	clause boundaries
kernel	command queue flushing 4-21

communication between host and GPU 1-14	devices
compiler	64xx devices D-5, D-6
packing instructions into VLIW word	65xx, 66xx, and 67xx devices D-4
slots 6-44	68xx and 69xx devices D-2, D-3
compute performance tips 5-26, 6-48	Exxx, Cxx, 54xx, and 55xx devices D-8
constraints on in-flight wavefronts 5-18, 6-24	performance
copying data from host to GPU 1-12	LDS optimizations 5-31, 6-52
dataflow between host and GPU 1-12	when programming 4-1, 5-1, 6-1
decompression	power efficiency 4-29, 6-33
Open DecodeF-1	predefined macros
determining local memory size 5-10, 6-16	processing
device parameters D-1	commands 1-14
discrete	LLVM IR-to_CAL IL module 2-2
existing in a separate address	OpenCL runtime2-1
space 4-34, 6-37	programming
discrete device memory	adjacent work-items read or write
dedicated	adjacent memory addresses 5-3, 6-6
directly accessible by CPU 4-16	avoiding channel conflicts 5-3, 6-6
divergent control-flow 4-30, 6-34	programming strategy
excelling at high-throughput 4-29, 6-33	raw compute horsepower 5-31, 6-52
execute the workload 5-31, 6-52	re-computing values
exploiting performance	per-thread register resources . 5-31, 6-52
specifying NDRange 5-17, 6-23	registers 6-25
float4 vectorization 4-36, 6-40	reprocessing the wavefront 5-10, 6-17
flushing	scheduling
using clFlush 4-21	asynchronous launch 4-33, 6-37
fundamental unit of work	data location 4-34, 6-37
is called wavefront 5-22, 6-29	even and odd wavefronts 6-46
gather/scatter operation 4-30, 6-34	heterogeneous compute
global limit on the number of active	devices
wavefronts 6-25	the work-items 6-1
global memory system optimization. 5-1, 6-1	specific macros
high single-precision flops	starving the devices 6-37
CUDA programmers guidance. 5-30, 6-52	storing writes to random memory
improving performance	locations
using float4	structure
Instruction Set Architecture (ISA) 4-10	thread single-cycle switching 4-30, 6-34
kernels	threading
key performance characteristics . 4-29, 6-33	throughput of instructions for 5-24, 6-41
launch time tracking 4-11	transferring host memory to device
loading constants into hardware cache . 6-19	memory 4-14
multiple compute units 5-2, 6-1	pinning 4-14
new aspects to scheduling	transparent scheduled work 4-33, 6-37
process	using multiple devices 4-31, 6-35
non-blocking kernel execution 4-12	video operation
optimization when programming 4-1	compute shader units F-1
parallel min() function code 1-23	vs CPU
parallelizing large numbers of	floating-point hardware vs vectorized
work-items	types 4-35, 6-39
parameters	notable differences 4-35, 6-39
56xx, 57xx, 58xx, Eyfinity6, and 59xx	performance comparison 4-30, 6-34
John, John, John, Lymmyo, and John	running work-items 4-35, 6-39
	wavefronts to hide latency 5-18, 6-24

write coalescing 6-13	scheduling
Write Combine (WC) cache 5-1, 6-1	process for GPUs 4-32, 6-36
GPU cache	situations 4-32, 6-36
vs CPY	hiding latency 4-34
GPU memory system 5-1	how many wavefronts 5-18
GPUs	hierarchical subdivision
dedicating for specific operations 1-15	OpenCL data-parallel programming
masking1-15	model
granularity	hierarchical-Z pattern
branch	pixel shader
data-parallel	high-level structure
per-work-group allocation 5-20, 6-27	mode for investigating 4-2
wavefront1-10	host
graph	application mapping 4-18
of limiting resource	communication between host and GPU. 1-14
guidance	copying data from host to GPU 1-12
for CPU programmers 5-31, 6-52	dataflow between host and GPU 1-12
for CUDA programmers 5-30, 6-51	memory
general tips 5-28, 6-49	device-visible 4-15
guidelines for partitioning	domain 1-11
global level 5-21, 6-28	Memcpy transfers 4-20
local level 5-21, 6-28	pinning and unpinning 4-14
work/kernel level 5-21, 6-28	transferring to device memory 4-14
	memory transfer methods4-14
н	host to device 4-14
H.264	pinning and unpinning 4-14
specifying the decode profile F-3	runtime pinned host memory staging
H.264 video	buffers 4-14
decoding F-1	program
decompressing the video F-1	OpenCL
reading compressed elementary stream	program compiling2-2
	host code
91	breakpoint
hardware	CPU and device timestamps
overview	platform vendor string
hardware acceleration5-13	setting breakpoint
hardware constant buffers	
taking advantage of 5-14	clEnqueueNDRangeKernel3-3
hardware limit	host memory
active work-items 1-16	cost of pinning/unpinning 4-14
hardware performance parameters	faster than PCle bus
OpenCL memory resources 5-15, 6-20	transfer costs
HD 5000 series GPU	host side zero copy buffers 4-22
work-group dispatching6-7	host/device architecture single platform
header fields	consisting of a GPU and CPU 1-19
in ELF E-2	
hello world sample kernel 3-2	I
heterogeneous devices	-l dir
scheduler	OpenCL supported options2-4
balancing grain size 4-33, 6-36	I/O transaction size
conservative work allocation 4-33, 6-36	four word
sending different workload sizes to	ID values
different devices 4-33, 6-36	global
using only the fast device 4-33, 6-36	work-groups order 5-8. 6-10

idle stream cores 1-11	instruction
if blocks	ALU 5-18, 6-24, 6-46
restructuring the code to eliminate	ALU/LDS6-46
nesting 5-33, 6-54	AMD media 5-25, 6-42
IL	bandwidth
compiler	throughput for GPUs 5-24, 6-41
using and IL shader or kernel 4-9	barrier()
complete	kernel must include 6-18
description	branch 1-6
exposing	FETCH 6-46
incomplete 2-1	global buffer 1-13
shader or kernel	kernel
translating into hardware instructions or	LDS6-46
software emulation layer 4-9	MAD 5-25, 6-42
image	MEM_RAT_CACHELESS 6-5
argument	MEM_RAT_STORE 6-6
device kernels	sequence
converting to and from linear address	MEM_RAT 6-5
mode 4-21	stream cores 1-6
paths 4-21	TEX 6-5
reads1-13	VFETCH
images	WAIT_ACK 6-5
cost of transferring 4-20	STORE 6-46
implicit copying of data 1-12	vfetch 6-5
index space	VLIW
n-dimensional	Instruction Set Architecture (ISA)
indexing	defining
registers vs LDS 5-11, 6-17	dump
indexing mode	examine LDS usage 5-21, 6-28
output domain	showing the clause boundaries 6-46
vWinCoord register	tools used to examine registers 5-19, 6-26
indexing variables	exposing
1D spawn	instructions
3D spawn	dynamic scheduling 1-2
vTgroupid	scalar and vector
vTid	integer
inheritance	performing operations 1-6
strict and multiple	Intel C (C++) compiler
inline literal constants	compiling OpenCL on Windows 2-2
in-order queue property	interleave
leveraging 4-34, 6-38	ATI Radeon HD 5000 GPU 6-7
input parameters	Intermediate Language (IL)
view and debug 4-2	See IL
input stream	internal memory
NDRange	ATI Radeon HD 5000 series devices 6-11
Installable Client Driver (ICD)B-1	interoperability context
AMD Accelerated Parallel Processing	code for creating G-3
software stack B-1	interrelationship of memory domains 1-12
compliant version of code B-1, B-2	ISA
overview	SI 5-34
pre-ICD code snippet	ISA code
using	viewing
doing	viewing

J	estimating memory bandwidth 4-12
jwrite combine	example that collaboratively writes, then
CPU feature	reads from local memory 5-12, 6-18
01 0 10dtd10 122	executed as a function of multi-dimensional
K	domains of indices 1-19
kernel	executing1-1
	runtime
accessing	using corresponding command queue 1-19
local memory 5-12, 6-19	execution
making data available 4-18	device-specific operations 1-19
analyzing stream processor 4-9	modifying the memory object 4-20
attribute syntax	execution calls
avoiding spill code and improving perfor-	command queue elements 1-14
mance	execution time
avoid declaring global arrays 5-28, 6-49	hiding memory latency 5-18, 6-24
bandwidth and ratio 6-8	latency hiding 5-23, 6-32
barrier() instruction 6-18	sample code 4-10
changing width, data type and work-group	FastPath and CompletePath 6-4
dimensions 5-7, 6-8	flushing 4-33, 6-37
clauses	GFLOPS
code	GPU 4-35, 6-39
parallel min() function1-24	non-blocking execution 4-12
code compilation	hello world sample 3-2
adding a defined macro with the	increasing the processing6-30
name of the extension	instructions over PCIe bus 1-14
code example	interactive tuning of OpenCL 4-8
code sample	keyword1-17
FastPath vs CompletePath6-3	launch time
command queue elements	CPU devices4-11
commands	GPU devices 4-11
compiling2-1	tracking 4-11
compute	level 5-21, 6-28
definition	loading
differences from pixel shader C-1 linear index mode C-1	moving work to 6-29, 6-30
	no breakpoint set
matrix transpose	optimizing
spawn/dispatch pattern	for 6900 series GPUs6-53
converting to and from linear address	for Evergreen 6-53
mode	overloading
images 4-21	passing data to
copying between device memory 4-21	memory objects 4-13
CPU	performance
creating within programs 1-20	float46-11
debugging	preserving sequentially-increasing
definition of	addressing of the original kernel 6-30
device-specific binaries2-2	program
differences between CPU and	OpenCL 2-2
GPU 4-35, 6-39	programming
distributing in OpenCL 2-1	enabling extensions
divergent branches	programs using extensions
packing order 5-23, 6-31	required memory bandwidth4-12
enqueueing	running on compute unit1-7
onquouding	samples of coalescing patterns 6-13

settings	
staggered offsets	. 5-7, 6-9 latency hiding 1-9, 1-16, 5-17, 6-23
stream	1-13 ALU pipeline 6-23
structure	clause 6-46
of naive compute kernel	C-3 execution time for each kernel 5-23, 6-32
of naive pixel shader	C-2 number of wavefronts/compute
submitting for execution	1-20 unit 5-23, 6-32
synchronization points	
unaligned access	launch dimension
float1	6-14 performance 6-8
unrolled	launch fails
using float4 vectorization	6-45 preventing 6-27
use of available local memory	·
using constant buffers	
work-item	
kernel and function overloading	
kernel attribute	launch overhead
rreqd_work_group_size	
kernel commands	
kernel execution	GPU vs CPU 4-31, 6-34
accessing	·
confirm efficiency of	S .
drill down	
identifying where application is bou	
kernel optimization	reduced work size
analyzing ISA code	
Kernel Time metric	LDS
AMD APP Profiler	
record execution time automatically	
kernel_name	bank conflicts 5-34
construction	
KernelAnalyzer	cache
AMD APP	
kernels	accesses 5-10, 6-16
debugging	
timing the execution of	
kernels and shaders	·
Khronos	· ·
approved list of extensions	A-3 description 1-18
approved not or extensions	examining requests for bank
L	conflicts 5-11, 6-17
1.4	examining usage
L1	5.04.0.00
convolution	,
matrix multiplication	
read path	· · · · · · · · · · · · · · · · · · ·
L1 cache 1-14, 5-15, 5-34	
L1 vs LDS	1 10 0 10 ALLE 0 = 44 0 47
native data type	0.40
vs LDS	
L2 cache 1-3, 1-14, 5-15	U. I ODD
memory channels on the GPU	5-16, 6-22 linking to GPR usage and wavefront-per-
latency	SIMD count 5-17, 6-23
hiding	4-34

local memory size 5-20, 6-27	linking
bank address 5-10, 6-16	creating an executable 2-3
mapping an algorithm 5-16	in the built-in OpenCL functions 2-2
maximum allocation for work-group 5-34	object files2-3
optimizations and GPU	OpenCL on Linux 2-3
performance 5-31, 6-52	options
optimized matrix transpose C-2	SDKUtil library 2-3
outperforms	to a 32-bit library compiling on Linux 2-3
compute kernel	to a 64-bit library compiling on Linux 2-3
pixel shader	Linux
performance gain	building 32-bit object files on a 64-bit
compute kernel	system
performance results of matrix transpose C-4	calling convention
pixel shader	_cdecl
read broadcast feature 5-16, 6-22	compiling OpenCL
reading from global memory 5-16, 6-22	linking
sharing	linking
<u> </u>	
across work-groups 5-17, 6-23	to a 32-bit library
between work-items 6-23	to a 64-bit library 2-3
size 5-16, 6-22	linking options
size allocated to work-group 1-18	SDKUtil library
tools to examine the kernel 5-21, 6-28	running code
usage effect	SDKUtil library2-3
on compute-unit 5-20, 6-28	list of supported extensions
on wavefronts 5-20, 6-28	approved by the Khronos Group A-3
using barriers 5-17, 6-23	literal constant5-13
using local memory1-13	LLVM
vs L1 cache 5-10	compiler
vs registers	framework
indexing flexibility 5-11, 6-17	compiler
LDS access instructions	linker
placed in the same clause 6-46	LLVM AS
LDS matrix transpose	CPU processing 2-2
LDS model constraints	generating binaries 2-1
data sharing 1-18	LLVM IR
memory accesses outside the	BIF E-1
work-group 1-18	compatibility E-1
size is allocated per work-group 1-18	enabling recompilation to the target E-1
LDSBankConflict	front-end translation 2-2
optimizing local memory usage 5-11, 6-18	generating a new code E-1
performance counter 5-11, 6-17	LLVM IR-to-CAL IL module
library	GPU processing 2-2
math 5-25, 6-42	load distribution
SDKUtil	crossbar
limiting resource	local cache memory
graph of	key to effectively using 6-17
linear indexing mode	Local Data Store (LDS)
compute kernel	See LDS
linear layout format 5-27, 6-48	local level for partitioning work 5-21, 6-29
linear memory layout1-14	local memory
memory stores 1-14	determining size 5-10, 6-16
linear pattern	domain
compute kernel	

LDS	mapping
optimization 5-10, 6-16	executions onto compute units 1-7
size 5-20, 6-27	memory into CPU address space
no benefit for CPU 5-31	as uncached4-16
scratchpad memory 5-11, 6-18	OpenCL
writing data into 5-12, 6-18	runtime transfers
local ranges	copy memory objects 4-19
dividing from global NDRange 5-17, 6-23	the host application
local work size 5-21, 6-29	user data into a single UAV 6-4
location indexing	work-items onto n-dimensional grid
pixel shader C-1	(ND-Range)
•	work-items to stream cores
loop	
constructs	zero copy memory objects 4-18
conditional expressions 5-33, 6-54	mapping/unmapping transfer
execute	pin/unpin runtime 4-20
types	maps
experimenting 5-33, 6-55	non-blocking 4-35, 6-38
unrolling 5-26, 6-43	masking GPUs 1-15
4x 6-43	math libraries 5-25, 6-42
exposing more parallelism 6-43	function (non-native) 5-25, 6-42
increasing performance 5-33, 6-54	native_function 5-25, 6-42
performance tips 5-29, 6-50	matrix multiplication
using pragma compiler directive	convolution
hint 5-26, 6-48	L1 5-16, 6-22
with clustered stores 6-44	matrix transpose
vectorizing	naive compute kernel
using float46-44	naive pixel shader
loop unrolling optimizations 5-29	performance comparison
loops	compute kernel vs pixel shader C-2
for vs do or while 5-33	performance results
Low-Level Virtual Machine (LLVM)	of compute kernel
See LLVM	of LDS
See LLVIVI	of pixel shader
M	media instructions
macros	AMD 5-25, 6-42
GPU-specific2-1 predefined	mem_fence operation 1-1 MEM_RAT
CPU	instruction sequence meaning 6-5
GPU	means CompletePath6-6
OpenCL C kernels	MEM_RAT_CACHELESS
MAD	instruction 6-5
double-precision operations 6-41	means FastPath 6-6
instruction	MEM_RAT_STORE instruction 6-6
converting separate MUL/ADD	Memcpy
	transferring between various kinds of host
operations	memory
single precision operation 6-41	memories
MAD instruction	
converting separate MUL/ADD	interrelationship of 1-11
operations	memory 1 11 1 13
map calls	access 1-11, 1-13
tracking default memory objects 4-20	
map flags argument	

access patterns 5-28, 6-49	local
bank conflicts on the LDS 6-30	increasing the processing 6-30
combining work-items in the	moving processing tasks into the
]NDRange index space 6-30	kernel 6-31
compute kernels 5-28, 6-49	scratchpad memory 5-11, 6-18
holes 6-30	mapping
pixel shaders 5-28, 6-49	CPU 4-36, 6-39
preserving	uncached
accessing local memory 5-12, 6-19	object allocation
allocation	OpenCL context 1-19
	object properties
in pinned host memory	OpenCL 4-17
select a device	•
architecture	obtaining through querying
bandwidth	clDeviceInfo 5-21, 6-29
ATI Radeon HD 5870 GPU 5-16, 6-22	OpenCL domains
calculating4-12	optimization of constant 5-13
double copying 1-13	paths
estimation required by a kernel 4-12	ATI Radeon HD 5000 graphics
performance 4-14	processors 6-3
channels	pinned
ATI Radeon HD 5870 GPU 5-16, 6-22	read operations1-13
L2 cache 5-16, 6-22	request
commands2-6	wavefront is made idle 5-17, 6-23
controllers	source and destination
ATI Radeon HD 5870 GPU 6-2	runtime transfers4-20
delivering bandwidth	stores
ATI Radeon HD 5870 GPU 5-10, 6-17	streaming
domains	system in GPU 5-1
constant1-11	system pinned1-13
global1-11	tiled layout5-27
host1-11	tiling physical memory layouts 5-27, 6-48
interrelationship	transfer management
local1-12	types used by the runtime 4-14
PCle	uncached4-15
private	Unordered Access View (UAV) 5-9, 6-11
fence	write operations 1-13
barriers	memory access
operations	stream cores1-13
global	memory bandwidth
OpenCL 5-9, 6-11	required by kernel4-12
global (VRAM)1-13	memory channel
hiding latency 1-15, 1-16	contents of5-4
highly efficient accessing 5-12	memory channel mapping5-4
host	memory commands2-6
cost of pinning/unpinning 4-14	memory object
initializing with the passed data 4-20	first use slower than subsequent 4-16
latency hiding reduction 5-17, 6-23	memory object data
limitation	obtaining a pointer to access 4-18
partitioning into multiple clEnqueueN-	memory objects
DRangeKernel	accessing directly from the host 4-18
commands 5-21, 6-28, 6-29	copy4-18
linear layout	map mode4-19
loads	transfer policy
10000	adioloi policy 4-13

create	N
default4-19	naive compute kernel
enabling zero copy 4-18	kernel structure
location	matrix transpose
modifying	naïve matrix transpose
passing data to kernels 4-13	naive pixel shader
runtime	kernel structure
limits 4-15	matrix transpose
policy 4-13	·
runtime policy	namespaces C++ support for
best performance practices 4-13	supported feature in C++
transferring data to and from the host 4-18	naming conventions
zero copy 4-18	API extension functions
mapping 4-18	elements contained in extensions A-1
optimizing data movement 4-18	enumerated valuesA-1
support 4-18	extensions
zero copy host resident	Khronos Group approved
boosting performance 4-19	provided by a specific vendor A-1
memory stride	provided by a specific vertuor A-1 provided by multiple vendors
description of	native data type
menu	L1 cache
viewing	native format
IL	LDS cache 5-16, 6-22
ISA	native speedup factor
source OpenCL 4-10	for certain functions 6-43
metadata structures	native_function math library 5-25, 6-42
holding debug information 2-2	n-dimensional grid (ND-Range)
OpenCL-specific information 2-2	n-dimensional index space
Microsoft Visual Studio	NDRange
AMD APP Profiler	NDRange
viewing IL and ISA code 4-10	accumulation operations 1-17
microtile 5-27	balancing the workload 5-17, 6-23
minGW	definition
GDB running	dimensions 5-22, 6-31
motion estimation algorithms	exploiting performance of the GPU 5-17, 6-23
SAD 5-25, 6-42	general guidelines
MULs 5-25, 6-42	determining optimization 5-23, 6-32
multi-core	global
runtimes	divided into local ranges 5-17, 6-23
Cilk 4-32, 6-36	index space
schedulers 4-32, 6-36	combining work-items 6-30
multi-GPU environment	input streams
use of GLUT G-7	n-dimensional index space
multiple devices	optimization 5-17, 6-23
creating a separate queue for each	summary
device	partitioning work 5-21, 6-28
in OpenCL runtime 4-29, 6-33	profiler reports the dimensions
optimization 4-1, 5-1, 6-1	GlobalWorkSize field 4-13
partitioning work for 4-32, 6-35	random-access functionality 1-17
when to use 4-31, 6-35	reduction operations1-17
	variable output counts 1-17

nesting	API 2-1
if blocks 5-33, 6-54	application scenarios and corresponding
non-active work-items	paths for
non-blocking maps 4-35, 6-38	AMD platforms 4-24
non-coalesced writes 6-12	applications
quarter-wavefront units accessing the memory	execution
system 5-9, 6-12	avoiding over-allocating device memory 4-16
normalized addresses	balancing the workload using multiple
NULL and non-Null return values	devices 4-29, 6-33
extension functions	beginning execution
NV12 Interleaved	synchronizing command 4-34, 6-37
specifying the output format F-3	Binary Image Format (BIF)
specifying the output format	overview E-1
0	buffers
-00	zero copy
compiler option 2-4	building
object files	create a context 1-19
linking	programs2-1
occupancy metric 5-18, 6-24	querying the runtime 1-19
Occupancy Modeler	the application 1-19
OpenCL kernel 4-6	built-in functions
offset argument	mad24 5-25, 6-42
on-chip transpose	mul24 5-25, 6-42
LDS outperforms pixel shader and compute	built-in timing capability 4-11
kernel	built-ins 5-31, 6-52
Open Decode	C printf
context creation	C programming
allocating buffers F-2	checking for known symbols 3-2
initializing F-2	C-like language with extensions
decompression	for parallel programming 1-18
GPU F-1	coding
five step process	commands
creating the context F-2	copy buffers and images 4-20
9 · · · · · ·	read buffers and images 4-20
creating the decode session F-3 decode execution F-3	write buffers and images 4-20
	commands are sent
3	Create Command Queue call F-3
releasing the resources and closing the	compiler
session F-4	determining the used path 6-4
Open Decode API	toolchain
basic tutorial F-1	compiler and runtime components 1-7
fixed-function decoding	
using AMD Unified Video Decoder block F-1	compiler options -D name
open platform strategy	
AMD Accelerated Parallel Processing 1-7	-l dir
Open Video Decode API	compiling
performing a decode F-1	on Linux
OpenCL	linking
Accelerated Parallel Processing	on Windows
implementation 1-6	the program 2-2
adding built-in functions to the language	context
cl_amd_media_ops extension A-7	memory object allocation 1-19
allocating images 1-20	conversion guidelines
	format string

CPU processing 2-1	list
create kernels within programs 1-20	of available implementations B-1
create one or more command queues . 1-20	of commands 2-5
create programs to run on one or more	managing each command queue 4-34, 6-38
devices	mapping
create the context F-2	math libraries
creating a context	function () 5-25, 6-42
selecting a device 1-20	native_function () 5-25, 6-42
creating at least one context 4-36, 6-40	memory domains 1-11
CUDA programming 5-30, 6-51	memory object
data-parallel model	location 4-16
hierarchical subdivision 1-1	properties 4-17
debugging	metadata structures 2-2
clBuildProgram3-2	minimalist C program sample 1-20
desired platform 1-19	optimizing
selection 1-19	data transfers 4-21
directives to enable or disable extensions	register allocation 5-19, 6-27
A-2	optional
distributing the kernel2-1	extensions
enqueued commands1-2	kernel program2-2
ensuring the kernels meet specification . 2-2	partitioning the workload 4-29, 6-33
Event_Object is returned F-3	performance
extensions	libraries components 1-7
enabling or disabling	profiling components 1-7
following same pattern 1-20	Performance Marker library 4-2
functions	printf capabilities A-12
general compilation path of applications . 2-1	programming CPU
generating	key differences in optimization
.amdil	strategy 5-31, 6-52
.llvmir	programming model 1-18, 1-19
.text E-3	allocating memory buffers 1-20
a binary E-1	executing kernels for specific devices 1-18
IL code 4-10	queues of commands 1-18
ISA code 4-10	reading/writing data 1-18
global memory 5-9, 6-11	providing an event 1-19
GPU processing 2-1	querying
guidance for CPU programmers . 5-31, 6-52	extensions
hardware performance parameters 5-15, 6-20	supported extensions using
host program 2-2	clGetPlatformInfo()A-1
ICD code requirements B-1	read data back to the host from device 1-20
implementations	read-only images
use clGetPlatformIds() function B-1	FastPath6-4
use clGetPlatformInfo() function B-1	recompiling LLVM IR to generate a
Installable Client Driver (ICD) B-1	new code E-1
introduction to start using UVD hardware F-1	regular device buffers 4-22
kernel compiling 2-1	re-written applications become source 2-1
kernel symbols	running
not visible in debugger3-2	data-parallel work1-19
kernels	on multiple devices 4-31, 6-35
FastPath and CompletePath 6-4	programs 2-1
limiting number of work-items in each	task-parallel work1-19
aroup 5-21 6-29	

runti	ime	OpenCL kernel
b	atching 4-11	interactive tuning of 4-8
	hanging options A-6	Occupancy Modeler 4-6
in	nterface	OpenCL programs
p	ost-processes the incomplete AMD IL	debugging
	from OpenCL compiler2-1	operation
re	ecording timestamp information 4-10	mem_fence
	oundtrip chain 4-25	operations
	ming the execution of kernels 4-10	device-specific
	ransfer methods4-14	kernel execution 1-19
	sing LLVM AS 2-1	program compilation 1-19
	sing multiple devices 4-29, 6-33	double-precision floating point 1-6
	ime policy for memory objects 4-13	integer
	est performance practices 4-13	memory-read1-13
	ime transfer methods 4-14	memory-write 1-13
	iple code	single-precision floating point 1-6
	eading current value of timer clock . 4-11	optimization
	eduling asynchronously from a command-	applying recursively (constant buffer pointers
	ueue 4-33, 6-37	in single hardware buffer) 5-14
	C partitions large number of work-groups	constant memory
	nto smaller pieces 5-21, 6-28	levels of performance 5-13, 6-19
	ing breakpoint	key differences
	ings for compiling on Windows2-2	programming CPU using
	wning a new thread 4-34, 6-38	OpenCL 5-31, 6-52
stac	=	LDS
	lobally scoped constant arrays 5-14, 6-20	GPU performance 5-31, 6-52
	mproving performance 5-14, 6-19	NDRange
	er-pointer attribute 5-14, 6-20	general guidelines 5-23, 6-32
	ing immediate representation (LLVM IR)	of execution range 5-17, 6-23
	lvmir E-1	of GPU global memory system 5-1, 6-1
	ing OpenCL and driver versions	of local memory usage
	comment E-1	LDSBankConflict 5-11, 6-18
	ing source program	of NDRange 5-17, 6-23
	source E-1	of register allocation
	mit the kernel for execution 1-20	special attribute 5-19, 6-27
	ported standard	of the Cedar part
	ompiler options 2-4	when programming
	ports up to 256 work-items 6-25	AMD Accelerated Parallel Processing . 4-1
	chronizing a given event 1-19	compute devices 4-1, 5-1, 6-1
	er use with other system timers 4-11	CPUs
	estamps	multiple devices 4-1, 5-1, 6-1
	king time across changes in frequency	work-group size
	nd power states 4-11	optimized matrix transpose
	ng the kernel for the target	LDS
	evice	optimizer
	g a separate thread for each command-	transfer of data
	ueue	optimizing
	ving application statistics4-4	application performance with Profiler 4-1
	k-group sharing not possible . 5-17, 6-23	optional extensions
	e data to device	for OpenCL
	CL device	output domain
•	eral overview1-2	Euclidean space
gent	O. C.	indexing mode

output results	on multiple devices 4-32, 6-35
view and debug 4-2	passing a class between host to the device 7-6
overloading	path to the kernel file
in C++ language	relative to executable 2-6, 2-7
kernel	paths
kernel and function	buffer 4-21
overview	image
software and hardware1-1	PathUtilization counter
P	AMD APP Profiler6-5
	pattern
Packed 16-bit and 8-bit operations	characteristics of low-performance 5-4
not natively supported 5-25	patterns
packing order	transforming multiple into a single instruction 5-26
work-items following the same direction when	PCIe
control-flow is encountered 5-23, 6-31	bus
page	communication between system and
pinning	GPU 1-14
unpinning	CPU access of discrete GPU device
code sample	memory
example programs	data transfers between system and
kernel code1-24	GPU
programming techniques 1-23	GPU accessing pinned host memory 4-15
runtime code	kernel instructions 1-14
steps	memory domain 1-11
parallel programming	overview
memory fence	skip copying between host memory and
barriers	PCIe memory 1-13
operations	throughput
parallelism	PCIe bus
enqueuing	slower than host memory 4-16
multiple tasks 1-1	peak interconnect bandwidth
native kernels1-1	definition
unrolling the loop to expose 6-44	performance
using vector data types 1-1	affected by dynamic frequency scaling . 4-32
parallelization	AMD OpenCL stack 5-14, 6-19
DMA transfers 1-15	better with algorithm that changes
GPU	work-group size 5-30
parameters	characteristics
for 56xx, 57xx, 58xx, Eyfinity6, and 59xx	CPU
devices	GPU
for 64xx devices D-5, D-6	comparison
for 65xx, 66xx, and 67xx devices D-4	compute kernel vs pixel shader C-2
for 68xx and 69xx devices D-2, D-3	matrix transpose program
for Exxx, Cxx, 54xx, and 55xx devices D-8	CompletePath
partitioning simple static algorithms . 4-32, 6-35	constant memory 5-13, 6-19 counter
partitioning the workload	LDSBankConflict 5-11, 6-17
guidelines	CPU streaming writes
global level 5-21, 6-28	different device characteristics 4-35, 6-39
local level 5-21, 6-28	experimenting with different loop
work	types
multiple OpenCL devices 4-29, 6-33	FastPath
NDRange 5-21, 6-28	1 400 401

gain in compute kernel using LDS	per-pointer attribute
feature	improving performance of OpenCL stack
general tips	5-14, 6-20
avoid declaring global arrays 5-28, 6-49	per-thread registers 5-31, 6-52
avoid writing code with dynamic pointer	physical memory layouts
assignment 5-29, 6-51	for images 5-27, 6-48
coding a simple and accurate	memory tiling 5-27, 6-48
algorithm	pin
data set reduction 5-29, 6-50	transferring host memory to device memory.
·	4-14
loop unrolling 5-29, 6-50	
removing or commenting-out sections of	pinned host memory
code 5-29, 6-50	accessing through the PCle bus 4-15
use predication rather than	allocating memory4-20
control-flow 5-28, 6-49	CPU caching4-15
GPU vs CPU 4-31, 6-34	improved transfer performance 4-15
guidance	initializing with passed data 4-20
general tips 5-28, 6-49	runtime makes accessible 4-15
improving	pinned memory 4-20
kernel attribute syntax 5-19, 6-27	pinning
re-ordering the code6-43	definition
using float4 6-45	pinning cost
increasing	pipelining
unrolling the loop 5-33, 6-54	pixel shader
launch dimension 6-8	differences from compute kernel C-1
of a copy6-16	hierarchical-Z pattern
of the GPU	indexing mode
NDRange 5-17, 6-23	vWinCoord register
peak on all devices 4-36, 6-40	kernel structure
recommendations	linear pattern
guidance for CUDA	matrix transpose
programmers 5-30, 6-51	•
results	•
	•
compute kernel	platform vendor string
LDS	remains constant for a particular vendor's
pixel shader C-2	implementation
tips for AMD-specific optimizations 5-26, 6-48	searching for desired OpenCL platform. B-3
tips for GPU compute 5-26, 6-48	vs platform name string B-3
when programming	point (barrier) in the code 1-18
AMD Accelerated Parallel	population count
Processing 4-1, 5-1, 6-1	extension A-7
compute devices 4-1, 5-1, 6-1	porting code
CPUs 4-1, 5-1, 6-1	toGPU unchanged 5-3
multiple devices 4-1, 5-1, 6-1	post-processing incomplete AMD IL 2-1
work-groups	power of two strides avoidance 5-7, 6-9
erformance characteristics	pragma unroll
CPU vs GPU	predication
erformance counter	use rather than control-flow 5-28, 6-49
ALUBusy 5-18, 6-24	pre-ICD code snippet B-1, B-2
for optimizing local memory	pre-pinned buffers
AMD APP Profiler 5-11, 6-17	private memory allocation
erformance counters	mapping to scratch region 5-15, 6-21
Performance Marker library	private memory domain
chomianoc marker library 4-2	processing by command processors 1-3
	processing by command processors I 🕏

processing elements	the runtime
ALUs	OpenCL building 1-19
in compute unit5-2	querying device
SIMD arrays	when using constant buffers 5-14
Profiler	queue
AMD APP	command 1-15, 1-19
optimizing application performance with . 4-1	
reducing launch overhead 4-11	R
timeline view	Random Access Target (RAT)6-5
two usage models 4-1	random memory location
program	GPU storage of writes 1-13
examples	random-access functionality
simple buffer write 1-20	NDRange 1-17
programming	read broadcast feature
AMD Accelerated Parallel Processing GPU	LDS
optimization 4-1	read coalescing
performance 4-1, 5-1, 6-1	read imaging1-13
basic steps with minimum code 1-20	read path
CPUs	L1 5-16, 6-22
performance 4-1, 5-1, 6-1	read-only buffers
getting detailed information	constants 1-14
after running the profiler 4-10	reads from a fixed address
GPU	collide and serialized 5-9
raw compute horsepower 5-31, 6-52	
multiple devices	register allocation
performance 4-1, 5-1, 6-1	preventing launch fails 6-27
techniques	register spilling 5-35
simple tests	register spills
parallel min() function 1-23	ScratchReg field
• "	AMD APP Profiler 5-19, 6-27
programming model	registers
AMD Accelerated Parallel Processing 1-7	GPU 6-25
OpenCL	per-thread 5-31, 6-52
executing kernels for specific devices 1-18	shared among all active wavefronts on
queues of commands	the compute unit 6-25
reading/writing data 1-18	spilled
project property settings	vaTid
compiling on Windows 2-2	vs LDS
ptr arguments 4-15, 4-20	indexing flexibility 5-11, 6-17
Q	vWinCoord
u	rendering pipeline
quarter-wavefront units	displaying finished video F-1
non-coalesced writes 5-9, 6-12	reordering data
querying	coalesced writes 6-12
AMD-specific device attributes A-5	reqd_work_group_size
clDeviceInfo	compiler removes barriers 5-12, 6-19
obtaining device memory 5-21, 6-29	retiring work-groups 5-6, 6-8
extensions	running code
for a list of devices	on Linux
for a platform	on Windows
OpenCL	runtime
for a specific device	change CL options
for available platforms	code
the platform API	parallel min() function 1-23
and planoinii Ai 1 D-1	paranor ming function 1-23

executing kernels on the device	scheduler heterogeneous devices balancing grain size 4-33, 6-36 conservative work allocation 4-33, 6-36 sending different workload sizes to different devices 4-33, 6-36 using only the fast device 4-33, 6-36
multi-core	multi-core
Cilk 4-32, 6-36	scheduling across both CPU and GPU
OpenCL	devices 4-32, 6-36
pin/unpin on every map/unmap transfer 4-20	chores
recognizing only data in pinned has	CPU 4-33, 6-37
memory4-15	device fission extension 4-33, 6-37
system functions 2-5	dynamic
tracking the map location	algorithm 4-32, 6-36
copy map mode 4-20	GPU 1-15, 4-32, 6-36
transfers	asynchronous launch 4-33, 6-37
depending on memory kind of	data location 4-34, 6-37
destination	heterogeneous compute
source	devices 4-32, 6-36
mapping for improved performance 4-19 types of memory used 4-14	wavefronts compute unit 5-18, 6-24
zero copy buffers	latency hiding 6-23
2515 50ру Баного	work-items
\$	for execution1-8
same index	range1-7
constant memory performance 5-13, 6-19	scope
same-indexed constants	global
caching 5-15, 6-21	scratch region
sample code	private memory allocation
computing the kernel execution time 4-10	mapping 5-15, 6-21
for reading the current value of OpenCL timer	scratchpad memory 5-11, 6-18
clock	ScratchReg field AMD APP Profiler reports register
relationship between	spills 5-19, 6-27
buffer(s)1-20 command queue(s)1-20	SDKUtil library2-3
context(s)	linking options
device(s)	Linux
kernel(s)	select () function
relationship between context(s) 1-20	replacing clauses
-save-temps	with conditional assignments 5-32, 6-54
compiler option 2-4	sequential access pattern
SC cache1-3	uses only half the banks on each cyle . 5-11
scalar instruction	set
SIMD execution	a breakpoint3-2 SGPR
scalar instructions	limiting number of wavefronts4-7
scalar unit	SGPRs
advantage of	use of
SC cache	shader architecture
scalra instructions	unified
scattered writes 4-22	Shader Resource View (SRV) 5-9, 6-11

shaders and kernels 1-7	transformation 5-7, 5-8, 6-9
Shared Registers	staging buffers
pixel shader	cost of copying to4-14
SI ISA	stalls
SIMD 5-17, 6-23	memory fetch request 1-16
SIMD arrays	start-up time
processing elements 1-3	CPU vs GPU 4-32
simple buffer write	static analysis tool
code sample 1-21	KernelAnalyzer
example programs	static C++ kernel language
simple direct-addressing patterns	statistics
constant memory performance 5-13, 6-19	viewing of OpenCL application 4-4
simple static partitioning algorithms . 4-32, 6-35	stdout stream
simple stride one access patterns vs large	writing output associated with the host
non-unit strides	application A-12
simple testing	STORE instructions 6-46
•	address calculation
programming techniques	
parallel min function 1-23	stream core
single device associated with command	compute units
queue	executing kernels
single stream core execution 1-16	idle
single-precision floating-point	instruction sequence
performing operations	processing elements
single-precision FMA 5-34	scheduling wavefronts onto 6-1
small grain allocations	stall
use at beginning of algorithm 4-33	due to data dependency 1-17
software	stream kernel 1-13
overview	stream processor
spawn order	generating requests 5-11, 6-17
of work-item	kernels
sequential	analyzing 4-9
spawn rate	strides
pixel shader	power of two
spawn/dispatch pattern	avoiding 5-7, 6-9
compute kernel	simple and large non-unit 5-3, 6-6
spawning a new thread	structure
in OpenCL to manage each command	of kernel
queue	naive compute kernel
spill code	naive pixel shader
avoiding	summary
kernel attribute syntax 5-19, 6-27	API, context, kernel, transfer, warnings 4-4
generated by the compiler 5-19, 6-27	Sum-of-Absolute Differences (SAD)
spilled registers	motion estimation 5-25, 6-42
SSE	supplemental compiler options A-6
packing 6-43	synchronization
supporting instructions that write parts of a	caveats 4-34, 6-37
register 4-30, 6-34	command-queue barrier
SSE instructions	confirm proper
generating efficient and packed 5-31, 6-52	domains
staggered offsets	command-queue
applying a coordinate transformation to the	work-items
kernel	events1-1
processing data in a different order. 5-7, 6-9	GVG[113
processing data in a different order. 3-7, 6-9	

points	tiled memory layouts5-27
in a kernel1-18	timeline view
synchronizing	Profiler 4-2
a given event 1-19	timer
event	resolution
enforce the correct order of execution 1-19	timer resolution
through barrier operations	timestamps
work-items	CL_PROFILING_COMMAND_END 4-10
through fence operations	CL_PROFILING_COMMAND_QUEUED 4-10
work-items1-19	CL_PROFILING_COMMAND_START 4-10
	CL_PROFILING_COMMAND_SUBMIT . 4-10
syntax local5-11, 6-18	in OpenCL
-	information
GCC option E-3	
kernel attribute	OpenCL runtime 4-10
avoiding spill code and improving	profiling
performance 5-19, 6-27	timing
system	API calls
GFLOPS	built-in
pinned memory 1-13	OpenCL
_	of simplified execution of work-items
Т	single stream core 1-16
Tahiti	the execution of kernels
see 79XX series devices or AMD Radeon HD	OpenCL runtime 4-10
79XX	toolchain
target device characteristics	compiler
determining work-size 5-22, 6-29	tools
templates	examining amount of LDS used by the
	kernel 5-21, 6-28
C++	tools used to examine registers
kernel, member, default argument, limited	AMD APP KernelAnalyzer 5-19, 6-26
class, partial	AMD APP Profiler 5-19, 6-26
terminology	
TEX	ISA dump 5-19, 6-26
instruction sequence meaning 6-5	used by the kernel 5-19, 6-26
texture system	trace
caching	data of API call
thread	Trace View
launching1-23	API
threading	transcendental
CPU vs GPU 4-30, 6-34	core
device-optimal access pattern 1-23	performing operations1-6
GPU performance 5-17, 6-23	transfer
threads	between device and host
assigning a fixed set of architectural registers	command queue elements 1-14
CPU 6-25	cost of images 4-20
CPU device supports small	data
number 4-36, 6-40	float4 format 6-11
GPU	select a device 1-20
single-cycle switching 4-30, 6-34	to the optimizer2-2
throughput	DMA
PCIe1-14	from system to GPU
	command processor1-14
throughput of instructions	DMA engine
GPUs	DIVIA GIIGING 1-14
tiled layout format 5-27, 6-48	

management	variadic arguments
memory 1-13	use of in the built-in printf A-12
work-item to fetch unit 1-13	varying index
transfer time	constant memory performance 5-14, 6-19
data	varying-indexed constants paths 5-15, 6-21
transformation to staggered offsets 5-8, 6-9	vaTid
tuning of kernel	register indexing
interactive	absolute work-item id
tutorial	settings
Open Decode API F-1	vector data types
U	parallelism
	vector instructions 1-3, 5-34
unaligned access	vector units
bandwidths 6-15	vectorization
using float1	CUDA 6-52
uncached accesses 4-22	using float46-45
uncached speculative write combine 4-22	vendor
unified shader architecture 1-7	platform vendor string B-3
unit of work on AMD GPUs	vendor name
wavefront 5-22, 6-29	matching platform vendor string 1-19
unit stride	vendor-specific extensions
	AMD
computations 5-3, 6-6	vertex fetch
performing computations 5-3, 6-6	vfetch instruction 6-5
un-normalized addresses	Very Long Instruction Word (VLIW)
Unordered Access View (UAV)6-5	, ,
mapping user data 6-4	5-wide processing engine
memory 5-9, 6-11	moving work into the kernel 6-29
unroll pragma 5-27	instruction
unrolling loop	work-item
unrolling the loop	packing 6-43
4x 6-43	instructions into the slots 6-44
with clustered stores 6-44	processor
user space program	five-way 6-1
requesting work-items	programming with 5-wide instruction 6-43
USWC, uncached speculative write	VFETCH
combine	instruction sequence meaning 6-5
UVD clock	vfetch instruction
set to idle stateF-5	vertex fetch6-5
UVD decode function	VGPRs
starting decode execution F-3	limiting number of wavefronts 4-7
UVD hardware	video
	displaying
introduction to using F-1	rendering pipeline F-1
UVD hardware and firmware	• · ·
initializing F-2	Visual Studio 2008 Professional Edition 3-4
V	compiling OpenCL on Windows 2-2
V	developing application code 3-4
vAbsTid	VRAM
3D indexing variables	global memory 1-13
vAbsTidFlat	vTgroupid
1D indexing variables	indexing variable
variable output counts	vThreadGrpld
NDRange 1-17	3D indexing variables
	-

vThreadGrpldFlat	relationship to work-group 1-10
1D indexing variables C-1	relationship with work-groups 1-10
vTid indexing variable	required number spawned by GPU 1-11
vTidInGrp	same quarter
3D indexing variables C-1	work-items 5-22, 6-31
vTindlnGrpFlat	scheduling
1D indexing variables C-1	even and odd 6-46
vWinCoord register	on ATI Radeon HD 5000 series
indexing mode	GPU 5-2, 6-1
pixel shader C-1	onto stream cores6-1
•	size
W	vs work-group size 5-12, 6-19
wait commands 5-34	size for optimum hardware usage 1-10
WAIT ACK	size on AMD GPUs 1-9
instruction sequence meaning 6-5	switching
watermark	on clause boundaries 6-46
additional scheduling	to another clause 6-46
reducing or eliminating device	total execution time1-10
starvation 4-33, 6-37	work-group 1-8, 1-18
wavefront	work-item processing 1-9
accessing all the channels	work-items execute in lock-step 5-2
inefficient access pattern 5-6, 6-8	wavefront/compute unit
block of work-items1-9	global limits controlled by the
combining paths	developer 5-19, 6-25
compute unit processes 5-17, 6-24	impact of register type 6-25
compute unit supports up to 32	occupancy metric 5-18, 6-24
OpenCL	wavefront-per-SIMD count
concept relating to compute kernels 1-18	use of LDS 5-17, 6-23
creation	wavefronts
pixel shader	access consecutive groups 5-6
definition	computing number per CU 5-19
executing as an atomic unit 5-12, 6-19	determining how many to hide latency . 5-18
fully populated	limited by LDS
selecting work-group size 5-23, 6-32	limited by SGPR 4-7
fundamental unit of work	limited by VGPRs 4-7
AMD GPU	multiples should access different channels
generating bank conflicts and stalling 6-17	5-6
global limits 6-25	number of active limitied by work-group . 4-7
for the ATI Radeon HD 5870 6-25	while loops
GPU reprocesses 5-10, 6-17	vs for loops
granularity	Windows
hiding latency 5-18, 5-23, 6-24, 6-32	calling convention 2-7
idle until memory request	compiling
completes 5-17, 6-23	Intel C (C++) compiler 2-2
latency hiding 5-17, 6-23	OpenCL
LDS usage effects 5-20, 6-28	Visual Studio 2008 Professional
mask	Edition
masking1-10	debugging
one access one channel5-6	OpenCL kernels
pipelining work-items on a stream core 1-9	running code
providing at least two per compute unit. 6-32	settings for compiling OpenCL2-2
registers shared among all active wavefronts	work/kernel level for partitioning work 6-29
on the compute unit 6-25	
on the compute unit 0-25	

work-group	work-item
allocation of LDS size 1-18	reaching point (barrier) in the code 1-18
and available compute units 5-21, 6-29	sharing data through LDS
barriers	memory 5-22, 6-29
blocking strategy	using high-speed local atomic
when accessing a tiled image . 5-28, 6-49	operations 5-22, 6-29
composed of wavefronts 1-18	work-groups
compute unit supports a maximum of	assigned to CUs as needed 5-6
eight 6-24	dispatching on HD 7000 series 5-6
concept relating to compute kernels 1-18	no limit in OpenCL 5-21
defined	work-item
dimensions vs size 5-22, 6-31	barriers 6-18
dispatching in a linear order	branch granularity1-10
HD 5000 series GPU 6-7	communicating
dividing global work-size into	through globally shared memory 1-19
sub-domains1-19	through locally shared memory 1-19
dividing work-items1-8	creation1-11
executing 2D	deactivation
four number identification 5-8, 6-10	dividing into work-groups
executing on a single compute unit. 5-2, 6-1	does not write
initiating order	coalesce detection ignores it 6-13
limited number of active	element
LDS allocations 5-20, 6-27	encountering barriers
maximum size can be obtained 6-32	executing
moving work to kernel 6-29	on a single processing element 5-2, 6-1
number of wavefronts in	on same cycle in the processing
optimization	engine 5-22, 6-31
wavefront size 5-12, 6-19	the branch
partitioning into smaller pieces for	execution in lock-step
processing 5-21, 6-28	id
performance	kernel running on compute unit 1-7
processing a block in column-order 5-8, 6-10	limiting number in each group 5-21, 6-29
processing increased on the fixed pool of local	mapping
memory 6-30	onto n-dimensional grid (ND-Range) 1-8
relationship to wavefront 1-10	to stream cores
relationship with wavefronts 1-10	NDRange index space 6-30
retiring in order	non-active
selecting size	number of registers used by 5-19
wavefronts are fully populated. 5-23, 6-32	OpenCL supports up to 256 6-25
sharing not possible 5-17, 6-23	packing order 5-23, 6-31
Size	processing wavefront
CUDA code 5-30, 6-51	reaching point (barrier) in the code 1-18
second-order effects 5-22, 6-31	read or write adjacent memory
square 16x16 5-23, 6-31	addresses
size limiting number of active wavefronts 4-7	reading in a single value 5-9, 6-11
specifying	requested by user space program C-1
default size at compile-time 5-19, 6-27	same wavefront
wavefronts	executing same instruction on each
staggering	cycle
avoiding channel conflicts 5-8, 6-10	same program counter 5-23, 6-31
tuning dimensions specified at launch	Same program counter 5-25, 6-51
time 5-19, 6-27	

scheduling	host resident
for execution1-8	boosting performance4-19
on a GPU 6-1	mapping
the range of 1-7	optimizing data movement 4-18
sharing	support
data through LDS memory 5-22, 6-29	zero copy on APU systems 4-23
LDS6-23	
spawn order 1-18	
synchronization	
through barrier operations 1-19	
through fence operations 1-19	
typical access pattern 5-12	
using high-speed local atomic	
operations 5-22, 6-29	
VLIW instruction	
work-items	
divergence in wavefront 1-10	
execution of	
hardware limit 1-16	
number equal to product of all work-group	
dimensions	
pipelining on a stream core 1-9	
reference consecutive memory	
addresses	
workload	
execution	
GPU 5-31, 6-52	
workload balancing 4-32	
write coalescing6-13	
Write Combine (WC)	
global memory system 5-1, 6-1	
WriteInsts counters	
AMD APP Profiler 4-13	
X	
X Window system	
using for CL-GL interoperability G-8	
Z	
4.47	
zero copy	
direct GPU access to	
direct host access to	
performance boost	
under Linux	
zero copy buffer available buffer types 4-23	
calling	
size limit per buffer	
zero copy buffers	
runtime	
zero copy memory objects	